
Performance Portability and Optimization using Machine Learning

Dr. Tsung-Wei (TW) Huang, Assistant Professor Department of Electrical and Computer Engineering University of Utah, Salt Lake City, UT https://tsung-wei-huang.github.io/



Overarching View of My Research




Modern Computing Systems are Heterogeneous



Central Processing Unit (CPU)



Graphics Processing Unit (GPU)



Tensor Processing Unit (TPU)



FPGA



Neuromorphic Devices




Quantum Accelerator

The future of computing is heterogeneous – DARPA ERI, DOE ASCR, NSF PPoSS, SRC Jump 2.0, etc.


Why Heterogeneous Computing (HC)?

Advances performance to a new level previously out of reach



GB/Sec


HC Enabled Vast Success in Computing




New HC Workloads are Very Complex ...

GPU-accelerated circuit analysis on a design of 500M gates

- >100 kernels
- >100 dependencies
- >500s to finish



What are the output values of these 500M gates? (<u>https://github.com/nvdla</u>)



Programming is a "Big" Challenge


You need to deal with A LOT OF technical details

- Parallelism abstraction (software + hardware)
- Concurrency control
- Task and data race avoidance
- Dependency constraints
- Scheduling efficiencies (load balancing)
- Performance portability

 \bullet

. . .

- And, don't forget about trade-offs
 - Desires vs Performance



Need Help from Programming Systems

- The hurdle for widespread adoption is programming difficulty
 - Prioritize ease of use *want expressive, transparent programming models*
 - Maintain a single code base write once and run everywhere
 - Adapt performance to different architectures *optimize intelligently*

Task-based programming fits best the need of HC systems

- Enable top-down optimization that scales to many processing units
- Standards are evolving towards task parallelism

Plenty of challenges remain unsolved ...

- New applications are driving new tasking models
- We must value performance portability
- Sustainability over hardware generations




Our DARPA ERI Project^{1,2}: Taskflow

#include <taskflow/taskflow.hpp> // Taskflow is header-only, no wrangle with installation
int main(){

- tf::Taskflow taskflow;
- tf::Executor executor;
- auto [A, B, C, D] = taskflow.emplace(
 - [] () { std::cout << "TaskA\n"; }
 - [] () { std::cout << "TaskB\n"; },
 - [] () { std::cout << "TaskC\n"; },
 - [] () { std::cout << "TaskD\n"; }

);


A.precede(B, C); // A runs before B and C D.succeed(B, C); // D runs after B and C executor.run(taskflow).wait(); return 0;




¹: "OpenTimer and DtCraft," \$427K, 06/2018-07/2019, DARPA Intelligent Design of Electronic Assets (IDEA) Program, FA 8650-18-2-7843

²: "A General-purpose Parallel and Heterogeneous Task Graph Computing System for VLSI CAD," \$403K, 10/2021—10/2024, NSF CISE, CCF-2126672

Control Taskflow Graph (CTFG) Programming



Single-Source Heterogeneous Tasking



}, queue);


(e.g., CPU, GPU, FPGA) through an SYCL queue

Why SYCL in Taskflow?

- Software programming *cannot* be too heterogeneous!
 - Cost(Software) >>> Cost(Hardware)
- Single-source heterogeneous programming is the way forward
 - SYCL enables full heterogeneous computing using *completely standard* C++
 - SYCL-aware compilers create executables for arbitrary architectures
 - New optimization opportunities for performance portability
 - Ex: machine learning to learn complex parameters


Open, Multivendor, Multiarchitecture

- Standardize "SYCL Graph"
 - Inspired by CUDA Graph
- Serve on SYCL Advisory Panel
 - Chaired by Michael Wong



Our NSF OAC Project¹: Taskflow Compiler

Single source streamlines performance optimization



Everything is Composable in Taskflow

End-to-end parallelism in one graph

- Task, dependency, control flow all together
- Scheduling with whole-graph optimization
- Efficient overlap among heterogeneous tasks
- Largely improved productivity!

Composition (HPDC'22, ICPP'22, HPEC'19)

Industrial use-case of productivity improvement using Taskflow




Reddit: https://www.reddit.com/r/cpp/ [under taskflow]

I've migrated <u>https://ossia.io</u> from TBB flow graph to taskflow a couple weeks ago. Net +8% of throughput on the graph processing itself, and took only a couple hours to do the change Also don't have to fight with building the TBB libraries for 30 different platforms and configurations since it's header only.


🟠 8 🖧 💭 Reply Share Report Save Follow






Performance Portability (HPEC'22)

- Single-source programming enables "code" portability
 - Same C++ kernel code runs on different architectures
- But, the performance on different architectures varies a lot ...
 - Ex: up to 41% runtime difference for the same circuit analysis program



Is Performance Portability Impossible?


- No! Achieving performance portability is *highly parameterizable*
 - Massive parameter space (block/thread size, task graph structures, etc.)
- Highlights the need for novel learning-based methods
 - Learn to optimize a task graph to boost scheduling performance
 - Adapt performance optimization to any computing environment



Our NSF CAREER Project¹: RL-based Runtime


Leverage reinforcement learning for performance optimization

- Environment: Taskflow's scheduler running on a user computing platform
- Action: Control taskflow graph (CTFG) modifiers to optimize graph structure
- Network: GNN to learn CTFG structure and RNN to learn scheduling impact
- Reward: Minimize the total runtime




Result on Circuit Timing Analysis

- Measured on two GPU architectures: Nvidia RTX vs AMD RX
 - Baseline written with SYCL and tested on Nvidia GPU
 - The same code/program incurs 7-41% performance variation
- RL-based adaptor infers the best graph parameters for AMD RX
 - 7-36% toggled tasks (action #4) small circuits
 - 10-21% reduced CTFG (action #1) clock trees and linear segments



Result on Circuit Timing Analysis (cont'd)




Insight from RL-based Optimization

Performance portability is possible with ML and single source

- Restructure task graphs for the right granularity and data locality
- Infer the right performance parameters
- Outperform general-purpose heuristics!
- However, the cost of ML is non-negligible
 - 7-11% performance eaten by ML itself
 - Feature vector generation (GNN, RNN)
 - Inference

Plenty of research opportunities


- Discover efficient neural network architectures
- Improve the sample/action space efficiency





Taskflow Open-Source User Community


<u>https://taskflow.github.io/</u> (5-8K downloads / week)





Our NSF POSE Project¹: Sustainability

Applications expect programming systems to last for 10 years



https://beta.nsf.gov/tip/updates/nsf-invests-nearly-8million-inaugural-cohort-open



NSF invests nearly \$8 million in inaugural cohort of open-source projects

September 29, 2022

The new Pathways to Enable Open-Source Ecosystems program supports more than 20 Phase I awards to create and grow sustainable high-impact open-source ecosystems

1: "POSE: Phase I: Toward a Task-Parallel Programming Ecosystem for Modern Scientific Computing," \$298K, 09/15/2022—08/31/2023, NSF POSE, TI-2229304

Menu

Conclusion

We have presented our Taskflow programming system

- Simple, expressive, and transparent
- Single-source heterogeneous tasking using SYCL

We have presented our learning-based runtime

- Adaptive performance optimization
- Performance portability using reinforcement learning
- We are very open to collaboration!

Use the right tool for the right job

Taskflow: https://taskflow.github.io



Dr. Tsung-Wei Huang tsung-wei.huang@utah.edu