## **From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus**

Dr. Tsung-Wei (TW) Huang, Assistant Professor Department of Electrical and Computer Engineering University of Utah, Salt Lake City, UT



### **Takeaway**

- **Understand importance of** *faster* **RTL simulation with GPU**
- **Discuss limitations of existing RTL simulators**
- **Identify challenges of GPU-accelerated RTL simulation**
- **Introduce RTLflow "source-to-source RTL to CUDA transpiler"**
- **Present experimental results**

## **Register-Transfer Level (RTL) Simulation**

- **RTL simulation is a critical step in the circuit design flow**
	- Verify functionality of processor and system-on-chips (SoCs) designs
- **However, RTL simulation is a time-consuming process**
	- Run many thousands of nightly tests on a Design-Under-Test (DUT)



### **CPU-parallel RTL Simulation**

• **Leverage many-core CPU parallelism to reduce the runtime**

RTL Simulation Runtime on a Million-gate Design



## **Data-parallelism in RTL Simulation**

#### • **Input many different stimulus batches on the same design**

- Many thousands of stimulus batches
- Many thousands of simulation cycles



ctrl

 $\prec$ 

## **Graphics Processing Unit (GPU) can Help**

• **GPU has advanced our computing applications to new levels**



GB/Sec

# **Limitations of Existing RTL S**

### **• Existing RTL simulators focus on "structu**

- $\odot$  Pa[rtition the design into several R](https://www.veripool.org/verilato)TL processes
- $\odot$  Exp[lore parallelism across independ](https://github.com/YosysHQ/yosys)ent partitions
- $\odot$  Co[unts on compiler to perform data/m](https://github.com/ucsc-vama/essent)emory layo
- $\odot$  Speed-up is limited by the circuit structure itself

### • **Event-driven simulators**

- $\odot$  Skip evaluation of zero-activity blocks
- L Count on sophisticated control flow
- <sup>®</sup> Hard to scale to many threads

Verilator: https://www.veripool.org/verilato CXXRTL: https://github.com/YosysHQ/yosys ESSENT: https://github.com/ucsc-vama/essent



### **Heterogeneous RTL Simulation Challenges**

- **Lack of an open infrastructure to break language barrier**
	- We cannot rewrite RTL simulation code to GPU (e.g., Nvidia CUDA)
	- We need a source-to-source transpiler to automatically go from RTL to CUDA
- **Lack of a GPU-aware partitioning algorithm**
	- We cannot reuse CPU-based partitioner to GPU due to distinct perf models
	- We cannot use static partitioners that count on hard-coded CPU instructions
	- We need a new partitioning algorithm that understands how GPU runs

### • **Lack of an efficient CPU-GPU task scheduling algorithm**

- We cannot stand too much data movement cost between CPU and GPU
- We need an efficient scheduler to overlap CPU and GPU tasks or, in other words, hide data movement and synchronization overheads

### **GPU-accelerated RTL Simulator: RTLflow**



## **Kernel Code Transpilation**

#### **1. Annotate an RTL abstract syntax tree (AST) with textual info**

- Flatten the hierarchies (i.e., module) to have a single view point of the design
- Understand the data layout, numbers of variables, simulation instructions
- **2. Transpile the annotated RTL AST into C++ and CUDA**
	- Optimize data layout and memory coalescing for efficient GPU computing



## **Kernel Code Transpilation (cont'd)**

### **3. Incremental GPU memory allocation**

- Separate data types of different widths into different areas
- Allow thread to access data in a coalesced fashion

### **4. GPU memory index mapping**

• Traverse the AST with computed memory offsets to emit efficient kernel code



### **Kernel Code Transpilation Example**

```
void ml::c1_function() {
  c1.in = 10h1 + c1.sum;void ml::c2 func() {
 c2.in = 10h1 + c2.sum;
```


```
// RTL simulation code with N stimulus
\text{\_} device_ void m1:: c1_func() {
  tid = blockDim. x * blockIdx. x + threadIdx. x;\texttt{var8} [N*1+tid]= // offset of c1.in is 1
    10h1 + var16[N*17 + tid]; // offset of c1.sum is 17
\_\_\device_\_\void m1:: c2\_\func() {
  tid = blockDim. x * blockIdx. x + threadIdx. x;\texttt{var8} [N*2+tid]= // offset of c2.in is 2
    10h1 + var16[N*18 + tid]; // offset of c2.sum is 18
```
## **Task Graph Code Transpilation**

#### • **Generate fast task-level execution code with three strategies**

- 1. CUDA Graph execution to reduce kernel call overheads
- 2. GPU-aware partitioning to find a GPU-efficient task graph
- 3. Pipeline scheduling to enable efficient CPU-GPU task overlap



## **Task Graph Optimization**

### • **Markov Chain Monte Carlo (MCMC)-based graph optimization**

- Propose a graph partition based on Verilator's partitioning algorithm**\***
- Estimate the partition quality (runtime)
- Accept the proposal with a probability

### • **Advantages of MCMC**

- Run on a *real* condition
- Learn env parameters
	- CUDA runtime
	- Machine properties
	- Scheduling behaviors
	- $\ldots$



Design & Initial weights

Best weights

**\*Vivek Sarkar, "Partitioning and Scheduling Parallel Programs for Multiprocessor,"** *MIT Press***, 1989**

### **Task Graph Generation (cont'd)**



## **Pipeline-based Task Scheduling**

- **Enable efficient computation overlaps between CPU and GPU**
	- Large simulation workload running in sequential results in long GPU idle time



## **Pipeline-based Task Scheduling (cont'd)**

• **Partition stimulus batches into groups and pipeline them**



## **Experimental R[es](https://spinalhdl.github.io/)[ults](https://github.com/ucb-bar/riscv-mini)**

### • Implemented RTLflow with C++17 and CUI

- Compiled using GCC-8 with optimization –O2
- Leveraged Taskflow (https://taskflow.github.io/) for

### **• Evaluate RTLflow's performance on three**

- NVDLA (Nvidia's open-source accelerator design:
- Spinal (riscv CPU project: https://spinalhdl.github.io
- riscv-mini (riscv CPU project: https://github.com/uo

### **• Compared with two baselines, Verilator and Fig. 3.**

- An Ubuntu server with 40 Intel Xeon Gold 6138 C
- A CentOS desktop with 8 Intel i7-11700 CPU core

### **Transpilation Results**

Table 1: Statistics of the benchmarks and results of transpiled code for Verilator and RTLflow. The results present lines of code (LOC), average cyclomatic complexity per function (CC<sub>ava</sub>), total number of tokens (#Tokens), and transpilation time ( $T_{trans}$ ).



- LOC: lines of transpiled code
- #Tokens: total number of tokens
- $T_{tran}$ : transpilation time
- $CC_{\text{ava}}$ : average cyclomatic complexity per function

Significantly improved designers' productivity!

### **Overall Performance Comparison**



Table 2: Comparison of elapsed simulation times between Verilator (with 80 CPU threads) and RTLflow (with one A6000 GPU) on Spinal and NVDLA for completing 256, 1024, 4096, 16384, and 65536 stimulus at 10K, 100K, and 500K clock cycles. All signal outputs match the golden reference generated by Verilator.

### **Overall Performance Comparison (cont'd)**

• **Simulation time for NVDLA with 16384 batches and 10K cycles**



### **Absolute Efficiency**

• **Beyond 1024 stimulus batches RTL is always faster**



## **Performance of GPU Task Graphs**



(b) GPU-aware task graph partition



Table 3: Runtime comparison in terms of improvement (†) between RTLflow with and without GPU-aware partitioning algorithm (RTLflow<sup>-g</sup>) for NVDLA with 4096 and 16384 stimulus at 10K, 50K, 100K cycles.



Table 4: Performance advantage of CUDA Graph execution in multi-stimulus simulation workloads, measured on Spinal and NVDLA with 4096 stimulus under different numbers of cycles.

### **Performance of Pipeline Scheduling**



Table 5: Runtime comparison in terms of improvement  $(1)$ between RTLflow with and without pipeline scheduling  $(RTLflow^{-p})$  for Spinal and NVDLA with 100K cycles at different numbers of stimulus.





## **Conclusion**

- **Understood importance of** *faster* **RTL simulation with GPU**
- **Discussed limitations of existing RTL simulators**
- **Identified challenges of GPU-accelerated RTL simulation**
- **Introduced RTLflow "source-to-source RTL to CUDA transpiler"**
	- Transpiled kernel code with optimized memory/data layout on GPU
	- Transpiled task graph code with optimized execution efficiency

### • **Presented experimental results**

- Showed significantly improved programming productivity
- Showed significantly improved runtime performance via data parallelism
- Showed the efficiency and effectiveness of the proposed algorithms

### • **Future work plans to apply RTLflow to accelerate fuzzing**

### **Acknowledgement**





D-L Lin Dr. Mark Ren Dr. B Khailany Dr. Y Zhang







### **Use the right tool for the right job**

#### RTLflow: https://github.com/dian-lun-lin/RTLflow

Dian-Lun Lin, Haoxing Ren, Yanqing Zhang, and Tsung-Wei Huang, "From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus," *ACM International Conference on Parallel Processing (ICPP)*, Bordeaux, France, 2022