Accelerating Large Sparse Neural Network Inference Using GPU Task Graph Parallelism

Dian-Lun Lin and Tsung-Wei Huang

Abstract—The ever-increasing size of modern deep neural network (DNN) architectures has put increasing strain on the hardware needed to implement them. Sparsified DNNs can greatly reduce memory costs and increase throughput over standard DNNs, if the loss of accuracy can be adequately controlled. However, sparse DNNs present unique computational challenges. Efficient model or data parallelism algorithms are extremely hard to design and implement. The recent effort MIT/IEEE/Amazon HPEC Graph Challenge has drawn attention to high-performance inference methods for large sparse DNNs. In this article, we introduce SNIG, an efficient inference engine for large sparse DNNs. SNIG develops highly optimized inference kernels and leverages the power of CUDA Graphs to enable efficient decomposition of model and data parallelisms. Our decomposition strategy is flexible and scalable to different partitions of data volumes, model sizes, and GPU numbers. We have evaluated SNIG on the official benchmarks of HPEC Sparse DNN Challenge and demonstrated its promising performance scalable from a single GPU to multiple GPUs. Compared to the champion of the 2019 HPEC Sparse DNN Challenge, SNIG can finish all inference workloads using only a single GPU. At the largest DNN, which has more than 4 billion parameters across 1920 layers each of 65536 neurons, SNIG is up to 2.3× faster than a state-of-the-art baseline under a machine of 4 GPUs. SNIG receives the Champion Award in 2020 HPEC Sparse DNN Challenge.

Index Terms—Task graph parallelism

1 INTRODUCTION

LARGE deep neural network (DNN) models have brought significant quality improvement to several fields, including natural language processing, speech recognition, and image classification [6], [23], [27]. To relieve the increasing strain on the hardware needed to deploy them, much research over the past decades has focused on the sparsification of DNNs in the interest of reduced storage and runtime costs [10], [14], [17]. Computing large sparse DNNs presents unique computational challenges and scaling difficulties. Sparseness can make the application of the DNN on current processors extremely inefficient. This inefficiency limits the size of data to what can be held in GPU memory, or it requires a high-end, expensive cluster of computers to make up for this inefficiency. Also, sparse DNN inference presents unique computational challenges from training, because the kernel efficiency largely depends on nonzero entries that vary from layer to layer. To address these problems for advancing emerging sparse machine learning (ML) systems, the 2019 MIT/IEEE/Amazon HPEC Graph Challenge has developed Sparse DNN Challenge to encourage new solutions for sparse DNN inference [19]. Table 1 lists the statistics of each sparse DNN. The largest network contains over 4 billion nonzero parameters across 1920 layers each of 65536 neurons, adding up to 100 GB memory storage.

The challenge of computing large sparse DNN inference is twofold, kernel and decomposition algorithms, both of which require strategic designs to benefit from parallelism. Existing kernel algorithms focus on optimizing sparse matrix-matrix multiplication kernels or carefully maintaining data sparsity during the weight propagation [9], [22], [25], [29]. However, most of these approaches require models to sit in the GPU memory, and they are difficult to operate on partitioned pieces, due to the cost of maintaining consistent sparse matrix structures between partitions along with iterations. Existing decomposition strategies divide large data or models into partitions and distribute partitions across GPUs [7], [15], [20], [28]. Partitioning data and models can both improve parallelism and alleviate the tension on hardware constraints, including memory limitations and communication bandwidths on GPUs. However, efficient decomposition algorithms are extremely hard to design and implement. We need to address complexity among GPU capacity, scaling flexibility, and inference efficiency. To simplify the design, pipeline parallelism has been a popular choice in existing frameworks [5], [13], [24], [26]. The idea of the pipeline is simple and easy to implement, but it suffers from many performance problems, including synchronous execution, imbalanced load, and limited pipeline depth.

As a consequence, we introduce SNIG, an efficient large sparse DNN inference engine using task graph parallelism. SNIG develops highly optimized inference kernels that can effectively avoid unnecessary computation incurred by zero entries during the inference iterations. We leverage the power of modern CUDA Graph [3] to enable efficient decomposition of model and data parallelisms. Our decomposition
strategy transforms a partitioned inference workload into a GPU task graph that flows dependent GPU operations naturally with the graph structure, providing improved scheduling efficiency and runtime asynchrony. Atop the task graph parallelism, we have designed a new kernel algorithm that can efficiently avoid unwanted computation and incrementally update memory entries during the inference iterations. Compared with existing solutions, SNIG is more flexible and cost-efficient in fitting together partitioned data and models into different GPUs under hardware constraints.

We demonstrate the flexibility and efficiency of SNIG on the 12 large sparse DNNs provided by the 2019 HPEC Sparse DNN Challenge [19]. SNIG is able to complete all DNNs using only one RTX 2080 Ti GPU of 11 GB memory, and we solve the largest DNN 2.27× faster than the 2019 champion solution developed by Bisson and Fatica (“BF” method for brevity) [5]. Compared with a pipeline baseline inspired by GPipe [13], SNIG is fastest at almost all networks (up to 2.19× speedup) and scales better on multiple GPUs. With these promising results, SNIG receives the Champion Award in 2020 HPEC Sparse DNN Challenge [1]. We believe SNIG stands out as a unique inference engine for large sparse DNNs, given the ensemble of kernel algorithm designs and parallel decomposition strategies we have made.

### 2 BACKGROUND

#### 2.1 HPEC Sparse DNN Graph Challenge

We target on the 2019 HPEC Sparse DNN Graph Challenge, which is based on a mathematically well-defined DNN inference computation and can be implemented in any programming environment [19]. The input data, $Y_0$, is derived from the MNIST handwritten letters by resizing each $28 \times 28$ pixel image to $32 \times 32$ (1024 neurons), $64 \times 64$ (4096 neurons), $128 \times 128$ (16384 neurons), and $256 \times 256$ (65536 neurons). The weight matrices of each sparse DNN, including the bias vectors, are generated by the RadiX-Net synthetic sparse DNN generator with a number of desirable properties such that participants can focus on the difficult, computational part of the problem [18]. The inference problem is to compute $Y_{t+1} = h(Y_t W_t + B_t)$ for each layer where $h(y) = \max(y, 0)$ is a nonlinear function of rectified linear unit (ReLU). For the Sparse DNN Challenge, $h(y)$ has an upper limit set to 32. The surrounding I/O and verification provide the context for each sparse DNN inference that allows rigorous definition of both the input and the output. Table 1 lists the statistics of each sparse DNN and its input image set. Loading the smallest DNN can take gigabytes of memory using single-precision floating numbers. Preloading all matrices to GPUs is impractical. The Graph Challenge evaluates each solution based on two metrics, correctness in comparison to a golden reference and performance in terms of execution time to perform DNN inference.

#### 2.2 CUDA Graph

The new CUDA Graph programming model (since CUDA v10) allows users to express dependent GPU tasks in a task dependency graph and offload it directly to a GPU using minimal kernel call and scheduling overheads [3]. This organization can deliver significant yet largely untapped performance advantage for many large machine learning workloads. Specifically, modern GPUs are very fast and the overheads of kernel calls have become significant in many machine learning workloads that compose thousands of GPU operations and dependencies in forms of task graphs. These task graphs normally do not change once the neural network architecture is decided. There is no need to repetitively offload the same task graph using expensive host function calls and custom stream scheduling algorithms. Furthermore, CUDA runtime can perform architecture-specific and whole-graph optimizations that are almost impossible to achieve by a third-party library. For instance, the new Ampere architecture GPU A100 adds new hardware features to make the paths between grids in a task graph significantly faster [2].

Fig. 1 presents the execution model of a CUDA graph which consists of graph definition, executable instantiation, graph execution, and graph update. CUDA Graph offers two methods to define or construct a task graph, explicit graph construction and implicit graph capture. Users can explicitly construct a CUDA graph by creating nodes and edges to describe GPU operations and their dependencies. However, this method requires full details of kernel execution parameters which are often unavailable for vendor libraries, such as cuBLAS and cuSparse. To overcome this problem, users can implicitly capture a CUDA graph by creating streams in capturing modes and inserting events for cross-stream dependencies. Implicit graph capture is flexible but it takes additional steps of deciding how dependent GPU operations are inserted into streams and linked via events. Regardless of the explicit or implicit method, users instantiate an executable graph from a constructed graph and offload that executable graph to a GPU using a single host call. The overhead of graph definition and instantiation can be amortized over many executions, and graphs provide a clear advantage over streams. Between successive executions, users can update the execution parameters of a GPU operation or a node in the graph.

While CUDA Graph opens new research opportunities to accelerate machine learning workloads, there are two major challenges users need to overcome. First, CUDA Graph programming is extremely tedious. Users need to wrangle with
a cudaFlow, an executable graph will update the parameters of a kernel task, create a dependency to a task, create a memory copy task, and offload a cudaFlow that allows users to update the parameters of a memory copy task offload().

kernel(grid, block, shm, kernel_name, args)
kernell(task, grid, block, shm, kernel_name, args)
offload a cudaFlow n times

offload until(n)
capture(task, target, source, count)
copy(task, target, source, byte_count)
precede(task)

At a high level, SNIG describes the inference workload in a GPU task graph that comprises both data-level and model-level parallelisms. We introduce a C++ programming model called cudaFlow to abstract the programming complexity of building CUDA graphs. Our task graph can scale to arbitrary sizes of DNN and input data under different numbers of GPUs. We design a new inference kernel inside the task graph that computes only necessary entries during the inference iterations. Our kernel incorporates an efficient pruning strategy to avoid unwanted computation incurred by sparsified network and data. Everything runs in a single end-to-end task graph and there is no extra GPU-GPU synchronization to redistribute the input data among GPUs as the state of the art [5]. In the following sections, we will first introduce our cudaFlow programming model atop CUDA Graph and discuss how SNIG uses it to describe data and model parallelism in a GPU task graph. Then, we will present our new kernel solution for the inference workload.

3.1 cudaFlow Programming Model

To enable broad adoption of CUDA Graph, we introduce a C++-based programming model called cudaFlow to abstract the programming complexities of CUDA Graph. cudaFlow methods consist of three major categories, graph construction, graph execution, and graph update. Table 2 describes a partial list of graph construction, graph execution, and graph update. Table 2 describes a partial list of graph construction, graph execution, and graph update rules of CUDA Graph, such as context rules, memory allocation rules, child graph rules, and so on. As a result, the lack of suitable programming abstraction over CUDA Graph is imposing a high barrier on its broad adoptions due to large programming complexities.

TABLE 2

<table>
<thead>
<tr>
<th>cudaFlow API category</th>
<th>Method</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Graph construction</td>
<td>kernel(grid, block, shm, kernel_name, args)</td>
<td>create a kernel task</td>
</tr>
<tr>
<td></td>
<td>copy(target, source, byte_count)</td>
<td>create a memory copy task</td>
</tr>
<tr>
<td></td>
<td>precede(task)</td>
<td>create a dependency to a task</td>
</tr>
<tr>
<td>Graph execution</td>
<td>offload()</td>
<td>offload a cudaFlow</td>
</tr>
<tr>
<td></td>
<td>offload_until(n)</td>
<td>offload a cudaFlow n times</td>
</tr>
<tr>
<td>Graph update</td>
<td>kernel(task, grid, block, shm, kernel_name, args)</td>
<td>update the parameters of a kernel task</td>
</tr>
<tr>
<td></td>
<td>copy(task, target, source, count)</td>
<td>update the parameters of a memory copy task</td>
</tr>
</tbody>
</table>

Listing 1: cudaFlow Program of Constructing an Explicit Saxpy (“Single-Precision A-X + Y”) CUDA Graph

```cpp
// global... void saxpy(int n, int a, int *x, int *y);
// // create a cudaFlow task graph
cudaFlow.cudaFlow();
auto h2d_x = cudaFlow.copy(dx, hx, N);
auto h2d_y = cudaFlow.copy(dy, hy, N);
auto d2h_x = cudaFlow.copy(hx, dx, N);
auto d2h_y = cudaFlow.copy(hy, dy, N);
auto kernel = cudaFlow.kernel(
    GRID1, BLOCK1, shm, saxpy, N, 2.0f, dx, dy
); kernel.succeed(h2d_x, h2d_y)
    .precede(d2h_x, d2h_y);
cudaFlow.offload();
// // update the kernel parameter
cudaFlow.kernel(kernel,
    GRID2, BLOCK2, shm, saxpy, N, 1.0f, dx, dy
); cudaFlow.offload();
```

When users offload a cudaFlow, an executable graph will be created in that cudaFlow which is completely hidden from users. Each graph creation method (e.g., copy, kernel) in cudaFlow comes with an overload that takes an additional argument of an existing cudaFlow task to which the rest arguments will be applied to update in its present executable graph. cudaFlow is primarily used for explicit graph construction when all the GPU operation parameters are known to programmers. For implicit graph capture, cudaFlow provides a method capture that allows users to capture a GPU task graph through a stream-based interface cudaFlowCapture::on. Listing 3 gives an example of capturing a saxpy kernel task using a third-party library that issues the kernel through the given stream.

Unlike a cudaFlow that keeps a one-to-one mapping between a user-level graph and its native CUDA graph, a cudaFlow capturer does not have this mapping because it is impossible to know how a third-party library launches kernels. For instance, a reduction algorithm may spawn...
different numbers of kernels for different input sizes along
the reduction tree. This inherent limitation restricts users
from updating a captured graph on a per-node basis but on
a per-graph basis. Specifically, each cudaFlow capturer stores
all the parameters of user graphs and lazily constructs the
CUDA graph when an offload call is issued. If the execut-
able graph exists from the previous offload call, we update
it from the newly constructed CUDA graph. Otherwise, we
instantiate a new executable graph from this CUDA graph.

Listing 2. Partial Code of Rewritten Listing 1 Using Plain
CUDA Graph API. Adding a CUDA Graph Memory
Copy Node Requires Over 15 Lines of Boilerplate Code
Whereas cudaFlow Requires Only a Single Line

```c
cudaGraph_t graph;
cudaGraphCreate(&graph, 0);
std::vector<cudaGraphNode_t> nodeDependencies;
cudaGraphNode_t h2d_x, h2d_y, d2h_x, d2h_y;
cudaMemcpy3DParams memcpyParams = {0};
memcpyParams.srcArray = NULL;
memcpyParams.srcPos = make_cudaPos(0, 0, 0);
memcpyParams.srcPtr = make_cudaPitchedPtr(
    hx, sizeof(float) * N, N, 1);
memcpyParams.dstArray = NULL;
memcpyParams.dstPos = make_cudaPos(0, 0, 0);
memcpyParams.dstPtr = make_cudaPitchedPtr(
    dx, sizeof(float) * N, N, 1);
memcpyParams.extent = make_cudaExtent(
    sizeof(float) * N, 1, 1);
memcpyParams.kind = cudaMemcpyHostToDevice;
cudaGraphAddMemcpyNode(&h2d_x, graph, NULL, 0, &memcpyParams);
```

// ... hundreds of lines of code to follow

Listing 3. cudaFlow Capturer Program of Capturing a
Saxpy Kernel Task Using an Existing Stream-Based Func-
tion Call

```c
auto g = cudaflow::capture([](cudaFlowCapturer c){
    auto kernel = c::on([](cudaStream_t stream){
        launch_3rdparty_saxpy_kernel(stream);
    });
    // ... other captured tasks
});
```

3.2 Task Graph Architecture of SNIG

Fig. 2 shows the overview of SNIG. SNIG describes the infer-
ence workload in a task graph that includes one CPU task,
fetch, and three GPU tasks, define graph, update, and offload.

Our task graph defines a cudaFlow once and iteratively
fetches a batch of input images to perform inference via off-
loading the defined cudaFlow. At each batch iteration, we
update kernel inputs to the newly fetched input batch with-
out rebuilding a CUDA graph, hence reducing CUDA Graph
construction overhead. Our task graph iterates fetch, update
and offload GPU tasks until there are no input images left. In
the fetch task, a CPU task grabs a batch of input images. Users
can tune batch size based on available GPU memory. To have
multiple threads fetch data at the same time, we use an atomic
counter to represent the remaining number of images. In the
offload task, SNIG computes the inference on an input batch
by offloading the defined cudaFlow on a GPU. SNIG is exten-
sible due to its decentralized architecture. Users can easily
extend to multiple GPUs by allocating a cudaFlow to a GPU.
Each GPU infers a batch of inputs independently and shares
the atomic counter indicating the remaining input data.

Fig. 3 illustrates details of our cudaFlow that performs the
inference for one batch iteration. Each node represents one of
the three GPU operations, host-to-device (H2D) copy, device-
to-host (D2H) copy, and kernels. Each edge represents the
dependency of two GPU operations. SNIG transposes the
weight matrix of each sparse DNN layer and stores them
using the Compressed Sparse Column (CSC) format. Since
preloading all models to the GPU is impossible due to mem-
ory limit, we store the entire weight matrices into pinned host
memory, and only keep a few weight buffers (W¹, W², ... ) on
a GPU at a time. All weight buffers have the same size equal to
the maximum size of all weight matrices. More weight buffers
results in a higher overlap between data communication and
kernel computation. For example, we have two weight buf-
ners, W¹ and W², in Fig. 3. The weight copy of the 2nd layer
can overlap the inference of the 1st layer. Since the inference
at one layer only depends on the results from the previous
layer, we allocate for each GPU two result buffers Y¹ and Y²
each of size (batch size × num_neurons), where batch size
denotes the input batch size and num_neurons denotes the
number of neurons per input data, to perform rolling swap for
storage optimization. Each result buffer can be accessed
via modulo operation on 2; in each layer l, we use Y²(l−l+1) as
input and Y²(l+1) as output. After completing the inference
at the last layer, the GPU identifies the categories (predicted
digits). SNIG is highly flexible with limited GPU memory.
Users can configure different input batch sizes and number of
weight buffers based on available GPU memory to fit arbi-
trary sizes of models and input data.

3.3 Inference Kernel

As we perform inference layer by layer, the number of non-
zero rows in each result buffer (i.e., Y¹ and Y²) is significantly

reduced. Also, the number of zero elements in each nonzero row increases with the number of computed layers. Our inference kernel consists of two parts, incremental memory resetting and forward feeding, to efficiently prune unwanted computation incurred by empty rows and zero elements in each nonzero row. To fully utilize GPU’s massively parallel architecture, we divide each row of \( Y^1 \) and \( Y^2 \) into several sections and assign each GPU block to compute a section. The number of sections is based on the size of GPU shared memory, and the section size is the number of neurons in a section. We allocate a boolean buffer, \( is_{\text{nonzero}}^1 \) and \( is_{\text{nonzero}}^2 \), for each result buffer to indicate whether a section contains at least one nonzero element. The size of each boolean buffer is \((\text{batch size} \times \text{num secs})\), where \( \text{num secs} \) denotes the number of sections. In SNIG, each GPU keeps two result buffers and two boolean buffers for rolling swap. For simplicity, all examples in the following paper take \((Y^1, is_{\text{nonzero}}^1)\) as input and \((Y^2, is_{\text{nonzero}}^2)\) as output.

In our kernel parameter settings, the grid dimension is \((\text{batch size}, \text{num secs}, 1)\), and the block dimension is \((2, 512, 1)\). We allocate \((4 \times \text{sec size})\) bytes of external shared memory, where \( \text{sec size} \) denotes the section size. The kernel is launched by \(< < < (\text{batch size}, \text{num secs}, 1), (2, 512, 1), (4 \times \text{sec size}) > > > \). Each GPU block \( \text{block}_{\text{sec}} \) computes the \( \text{sec}^{\text{th}} \) section at the \( r^{\text{th}} \) row of \( Y^2 \) independently.

### Algorithm 1. Beginning of the Inference Kernel

**Input:** \text{num neurons}: Number of neurons in a row of \( Y^1 \) and \( Y^2 \\text{num secs}: \) Number of sections in a row of \( Y^1 \) and \( Y^2 \\text{sec size}: \) Number of neurons in a section of \( Y^1 \) and \( Y^2 

1. \( r \leftarrow \text{blockIdx.x} \)
2. \( \text{sec} \leftarrow \text{blockIdx.y} \)
3. \( \text{tid} \leftarrow \text{threadIdx.y} \ast \text{blockDim.x} + \text{threadIdx.x} \)
4. \( \text{num threads} \leftarrow \text{blockDim.x} \ast \text{blockDim.y} \)
5. \( \text{is all zero} \leftarrow \text{true} \)
6. \( \text{for } s \leftarrow 0; s < \text{num secs}; ++s \text{ do} \)
7. \( \text{if } \text{is all zero} \&\& !\text{is nonzero}^1[r][s] \)
8. \( \text{end} \)
9. \( \text{if } \text{is all zero} \leftarrow \text{true} \)
10. \( \text{/* Incremental memory resetting... */} \)
11. \( \text{end} \)
12. \( \text{else} \)
13. \( \text{/* Forward feeding... */} \)
14. \( \text{end} \)

Fig. 4 illustrates the beginning of our kernel. We inspect each entry in the \( r^{\text{th}} \) row of \( is_{\text{nonzero}}^1 \). If there is no true value, meaning \( Y^1[r] \) only contains zero elements, we enter incremental memory resetting. Otherwise, we enter forward feeding. Algorithm 1 presents the details of the beginning of our inference kernel. We use \( \text{is all zero} \) to record if all entries

\[
\begin{array}{cccccc}
\text{is nonzero}^1[r] & \text{is nonzero}^2[r] & Y^2[r] & Y^2[r] \\
\text{False} & \text{False} & 1.0\ldots1.0 & \text{Reset} \\
\text{True} & \text{False} & 1.0\ldots1.0 & \text{Reset} \\
\text{False} & \text{True} & 3.0\ldots1.0 & \text{Reset} \\
\text{True} & \text{True} & 3.0\ldots1.0 & \text{Reset} \\
\end{array}
\]

\[
\begin{array}{cccccc}
\text{is nonzero}^2[r] & Y^2[r] \\
\text{False} & 00\ldots0 \\
\text{False} & 00\ldots0 \\
\text{False} & 00\ldots0 \\
\text{False} & 00\ldots0 \\
\end{array}
\]

Fig. 5. Illustration of incremental memory resetting.

in \( is_{\text{nonzero}}^1[r] \) are false (line 5-8). Note that since SNIG determines to execute either forward feeding or incremental memory resetting per row of \( is_{\text{nonzero}}^1 \), GPU blocks with the same \( r \) enter into the same kernel part (line 9-14).

### 3.3.1 Incremental Memory Resetting

The goal of incremental memory resetting is to avoid unwanted computations induced by empty rows between successive inference iterations. Fig. 5 shows the process of incremental memory resetting. Taking advantage of rolling swap, we perform incremental memory resetting to reset buffers. If all entries in \( is_{\text{nonzero}}^1[r] \) are false, we inspect \( is_{\text{nonzero}}^2[r] \) and only reset nonzero sections in \( Y^2[r] \). This largely avoids the overhead to reset the entire linear buffer for the next iteration to use. Our implementation computes each section in parallel and calculates only necessary elements during inference iterations. After resetting \( Y^2[r] \), we set \( is_{\text{nonzero}}^2[r] \) to all false.

Algorithm 2 presents the details of incremental memory resetting. The GPU block \( \text{block}_{\text{sec}} \) first inspects \( is_{\text{nonzero}}^2[r][\text{sec}] \). If false, we directly return. Otherwise, each GPU thread resets an element at a time until all elements in the section are zero (line 2-4). After resetting, we toggle \( is_{\text{nonzero}}^2[r][\text{sec}] \) to false (line 6).

### Algorithm 2. Incremental Memory Resetting

1. \( \text{if } is_{\text{nonzero}}^2[r][\text{sec}] == \text{true then} \)
2. \( \text{for } j \leftarrow \text{tid}; j < \text{sec size}; j += \text{num threads do} \)
3. \( Y^2[r][\text{sec size} * \text{sec} + j] = 0 \)
4. \( \text{end} \)
5. \( \_\text{syncthreads}() \)
6. \( is_{\text{nonzero}}^2[r][\text{sec}] \leftarrow \text{false} \)
7. \( \text{end} \)
8. \( \text{return} \)

### 3.3.2 Forward Feeding

The goal of forward feeding is to perform matrix multiplication followed by ReLU and pass the results to the next layer via rolling swap, while skipping unnecessary computations induced by zeros. By inspecting \( is_{\text{nonzero}}^1 \), our algorithm can efficiently skip a section that contains only zero elements without checking one element at a time.
that each section contains two elements. The white color represents zeros. SNIG first inspects each entry in is non zero[r]. Since
the third and fourth entries in is non zero[r] are false, we can directly skip the computation on the corresponding
sparse weight matrix columns shown as the grey area. During
the matrix-vector multiplication, we find the second ele-
ment of Y^3[r] is zero, meaning we can skip the computation
on the second column of the sparse weight matrix shown as
the black area. We then pass Y^2[r] to ReLU and set each
entry in is non zero[r^2] based on the final results of Y^2[r]. For
instance, since the first and second elements of Y^2[r] are zero,
we set the first entry in is non zero[r^2] to false.

Algorithm 3 presents the details of forward feeding. block,sec
computes the sec^{th} section of Y^2[r]. Each GPU block declares
a shared memory array results size of sec size to store results
(line 1) and initializes results to the bias value directly.

To avoid thread-level synchronization, we use a boolean
array rec non zero size of two to record whether results
has nonzero values (line 5-6, line 31). During the matrix-vector
multiplication, we iterate one section of Y^1[r] at a time
(line 8-26). If is non zero[r] is false, meaning the s^{th}
section of Y^1[r] contains only zero elements, we skip all elements in
this section directly (line 9-11). Otherwise, all threads along y
dimension loop through all elements in the s^{th} section of
Y^1[r] (line 13). We directly skip to the next element if the cur-
rent element is zero (line 15-17). All threads along x dimen-
sion read col, w (line 18-19) and iterate the weight values and
the weight row indices (line 20-22). To compute each section
in Y^2 independently, we transform the dimension of each
CSC weight matrix from (num neurons * num neurons)
to (num neurons, num secs * num neurons). All column indi-
cess are shifted by j = j + num neurons * (i / sec size), where
(i, j) is the index of nonzeros in a weight matrix. In line 18-19,
we read column indices of the weight matrix via adding the
offset. Then, we multiply each nonzero input element with
weight value and add the result to the corresponding location
of results (line 23).

After matrix-vector multiplication, SNIG loops through
the results (line 28). block,sec computes ReLU, writes
the result to each element in the sec^{th} section of Y^2[r], and sets
rec non zero[1] to true if there exists a nonzero result (line
29-31). Finally, we toggle is non zero[r[sec] to either true or
false based on rec non zero[1] (line 34).

Algorithm 3. Forward Feeding

```
Input: col, w: array of column offsets of the weight matrix
Input: row, w: array of row indices
Input: val, w: array of values
1 extern_shared_results[]
2 for k ← threadIdx; k < sec_size; k += num_threads do
3 results[k] ← bias
4 end
5 _shared_rec_nonzero[2]
6 rec_nonzero[1] ← false
7 __syncthreads()
8 for s ← 0; s < num_secs; s += s do
9 if is_nonzero[r][s] then
10 continue
11 end
12 j ← threadIdx.y + s * sec_size
13 for j; j < (s + 1) * sec_size; j += blockDim.y do
14 yval ← Y^1[r][j]
15 if yval == 0 then
16 continue
17 end
18 w ← col, w[sec * num_neurons + j] + threadIdx.x
19 w+ ← col, w[sec * num_neurons + j + 1]
20 for k ← w; k < w+; k += blockDim.x do
21 wrow ← row, w[k]
22 wval ← val, w[k]
23 atomicAdd(&results[yrow - sec * sec_size], yval * wval)
24 end
25 end
26 end
27 __syncthreads()
28 for i ← tid; i < sec_size; i += num_threads do
29 v ← min(32, max(results[i], 0))
30 Y^2[r][sec * sec_size + i] ← v
31 if rec_nonzero[v] ≠ 0 then
32 end
33 __syncthreads()
34 is_nonzero[r][sec] = rec_nonzero[1]
```

4 Experimental Results

We evaluate SNIG’s performance on the official MIT/IEEE/
Amazon HPEC Sparse DNN Challenge Dataset [19]. The
benchmark statistics are shown in Table 1. We implement
SNIG using C++17 and CUDA nvcc 11.1 on a host compiler
of GNU GCC-8.3.0 with C++17 standards and optimization
flags -O2 enabled. We undertake our experiments on two
machines to demonstrate the efficiency of CUDA Graph, 1) a
Ubuntu Linux 5.0.0-21-generic x86 64-bit desktop of 40
2.0 GHz Intel Xeon Gold 6138 CPU cores and
four GeForce RTX 2080 Ti GPUs with 11 GB memory and
2) an Nvidia’s internal Linux server of one A100 GPU with 80
GB memory. All data is an average of ten runs with float
type. We will first present our experimental results based
on our champion-award solution for the 2020 HPEC Sparse
DNN Challenge (Sections 4.1, 4.2, and 4.3) [21] and then pres-
et new performance improvement by leveraging CUDA
Graph Update and A100 GPU (Sections 4.4 and 4.5). We target the benchmarks of the 2019 HPEC Graph Challenge because it defines a rigorous evaluation environment for participants to focus on the computational efficiency of large sparse neural network inference algorithms. We do not consider other models/datasets because none of them are as large as the HPEC benchmarks [19].

4.1 Baseline

We consider BF and GPipe* methods for our baseline. The BF method is the champion solution of the 2019 HPEC Sparse DNN Challenge [5]. We implemented the BF method and its kernel using CUDA streams and OpenMP. The original BF method relies on NVLink to transparently exchange data among GPUs using unified addressing. Since we do not have NVLink, such a process can be very time-consuming. We manually partition the input data in the beginning evenly across GPUs and spawn one OpenMP thread to call the inference function per GPU. This organization does not impact the load-balancing performance of BF because according to our experiment, the number of nonzero rows per iteration is very balanced at each GPU. For example, as shown in Fig. 7, the difference of the number of nonzero rows at each GPU is within 350 rows (<0.5% of the total rows) across all iterations. We implemented the GPipe* method based on GPipe [13]. GPipe is an iterative framework for training large DNNs. We extended its idea to inference by partitioning the DNN into multiple stages across GPUs and pipelining each data batch’s execution over these stages using CUDA streams and OpenMP threads. We use SNIG’s inference kernels inside the pipeline. The goal of comparing GPipe* with SNIG is to compare the performance difference between task graph- and pipeline-based kernel scheduling for the inference workload.

We configure the block dimension of all kernels to (2, 512, 1), the batch size of input data to 5000 for SNIG and GPipe* and the number of weight buffers to 2 for SNIG to achieve the best performance. We will discuss the effect of different parameters in Section 4.3.

4.2 Performance Comparison

Table 3 compares the overall inference rate and runtime performance between SNIG, BF, and GPipe* using one, two, three, and four GPUs.

<table>
<thead>
<tr>
<th>Neurons</th>
<th>Layers</th>
<th>BF</th>
<th>SNIG</th>
<th>BF</th>
<th>SNIG</th>
<th>BF</th>
<th>SNIG</th>
<th>BF</th>
<th>SNIG</th>
</tr>
</thead>
<tbody>
<tr>
<td>120</td>
<td>455.93</td>
<td>293.28</td>
<td>576.84</td>
<td>589.82</td>
<td>455.46</td>
<td>761.06</td>
<td>695.95</td>
<td>689.85</td>
<td>867.38</td>
</tr>
<tr>
<td></td>
<td>(0.682s)</td>
<td>(0.799s)</td>
<td>(0.409s)</td>
<td>(0.409s)</td>
<td>(0.518s)</td>
<td>(0.310s)</td>
<td>(0.339s)</td>
<td>(0.342s)</td>
<td>(0.272s)</td>
</tr>
<tr>
<td>4096</td>
<td>544.55</td>
<td>803.84</td>
<td>626.73</td>
<td>1376.63</td>
<td>1400.69</td>
<td>1431.50</td>
<td>1767.26</td>
<td>2062.77</td>
<td>1743.59</td>
</tr>
<tr>
<td></td>
<td>(6.932s)</td>
<td>(4.696s)</td>
<td>(3.921s)</td>
<td>(2.742s)</td>
<td>(2.695s)</td>
<td>(2.637s)</td>
<td>(2.136s)</td>
<td>(1.830s)</td>
<td>(1.615s)</td>
</tr>
<tr>
<td>16384</td>
<td>586.38</td>
<td>867.28</td>
<td>1032.09</td>
<td>1551.53</td>
<td>1579.48</td>
<td>1538.09</td>
<td>2074.67</td>
<td>2284.34</td>
<td>1879.21</td>
</tr>
<tr>
<td></td>
<td>(25.75Sa)</td>
<td>(17.41s)</td>
<td>(14.63s)</td>
<td>(9.732s)</td>
<td>(9.584s)</td>
<td>(9.817s)</td>
<td>(7.278s)</td>
<td>(6.610s)</td>
<td>(6.035s)</td>
</tr>
<tr>
<td>8018</td>
<td>462.32</td>
<td>851.53</td>
<td>881.36</td>
<td>1290.55</td>
<td>1487.34</td>
<td>1303.47</td>
<td>1521.51</td>
<td>1853.26</td>
<td>1621.50</td>
</tr>
<tr>
<td></td>
<td>(8.165s)</td>
<td>(4.433s)</td>
<td>(4.283s)</td>
<td>(2.925s)</td>
<td>(2.538s)</td>
<td>(2.896s)</td>
<td>(2.481s)</td>
<td>(2.328s)</td>
<td>(2.324s)</td>
</tr>
</tbody>
</table>

**Table 3** Overall Inference Rate (Gigaedges Processed per Second) and Runtime Performance (Seconds) of SNIG, BF, and GPipe* Across One, Two, Three, and Four GPUs.

Bold text represents the best solution in the corresponding benchmark. All results match the golden reference provided by the MIT/IEEE/Amazon Sparse DNN Challenge [19]. Since the GPipe* method is staged on the number of GPUs, we do not report its runtime under one GPU.

Authorized licensed use limited to: The University of Utah. Downloaded on August 15,2022 at 19:37:26 UTC from IEEE Xplore. Restrictions apply.
three, and four GPUs. The result of BF method is different from BF paper due to different GPU platforms. With four GPUs, SNIG outperforms BF and GPipe* across nearly all benchmarks. With four GPUs, SNIG is 2.3× faster than BF on the largest DNN of 65536 neurons and 1920 layers and is 2.2× faster than GPipe* on the DNN of 65536 neurons and 120 layers. The BF method failed to finish the largest DNN of 65536 neurons and 1920 layers within a reasonable amount of time (>1800 seconds) under one and two GPUs. This is because BF requires the entire input data to sit in the GPU under unified memory addressing to implement load balancing. CUDA will keep fetching in and out data between CPUs and GPUs if partitioned data does not fit in a GPU’s memory. Its kernel design is architecturally constrained by the number of GPUs and available memory. Similar problems exist in the GPipe* method as well since GPipe* requires the entire model to sit in GPUs. We observe long runtime of GPipe* to complete the DNNs of 65536 neurons and 1920 layers.

Fig. 8 plots the scalability over the increasing number of GPUs. Our runtime scales the best among the three methods. In the 16384 × 1920 scenario, SNIG outperforms BF by 1.7×, 1.8×, 1.7×, and 1.8× at one, two, three, and four GPUs, respectively. In the 65536 × 1920 scenario, SNIG outperforms GPipe* by 1.9×, 2.1×, 2.0× at two, three, and four GPUs, respectively. We attribute this to the synchronization overhead of both methods (BF at each iteration, GPipe* at each pipeline stage). Fig. 9 plots the scalability over the increasing number of neurons. SNIG outperforms BF and GPipe* in all scenarios. The growth rate of our runtime is much slower than BF and GPipe*, due to our in-kernel pruning strategy and task parallelism. Fig. 10 illustrates the peak GPU memory usage of each method. Both SNIG and BF demand less memory than GPipe* because of buffered rolling swap, whereas GPipe* stages the model across GPUs. Our memory is fewer than BF due to batched input data.

Fig. 11 plots a partial GPU execution timeline of each method using the data extracted from Nvidia Profiler (nvprof) [4] under the same time scale. Since SNIG and BF do not pipeline the model across GPUs, both methods require weight copy during the inference iterations. However, the time for data transfers is largely overlapped with the kernel computation (i.e., task parallelism in SNIG and stream parallelism in BF). In SNIG, each GPU performs the inference on a data batch independently, and thus the runtime of each GPU is different. The execution timeline of GPipe* at each GPU is more fragmented and discontinued than SNIG and BF. This is because computation and GPU-to-GPU data transfers at each pipeline level need to synchronize before moving to the next stage. For example, we can clearly see several white spaces between successive GPU operations at GPU 2 and GPU 3, which is taken by CPU. Fig. 12 shows the CPU-GPU runtime breakdown of each method on the 65536 × 1920 benchmark using four GPUs. The execution time of GPU includes inference kernels, H2D, and identify kernels.

4.3 Parameter Sensitivity

Fig. 13 shows the impact of different block dimensions. All implementations have the same trend and perform better at lower \( \text{dim}_x \), especially under a large number of neurons. All kernels read input data along \( y \) dimension and iteratively access weights along \( x \) dimension. Since weights are sparse matrices, the overhead is dominated by reading input data.
Fig. 14 shows the impact of different input batch sizes in SNIG and GPipe*. Partitioning input data with too small batch size results in a lousy performance, while a bigger batch size doesn’t gain speedup. GPipe* has a higher growth rate of runtime than SNIG. We attribute this to the architecture of GPipe* and GPU memory limitation. Since GPipe* pipelines computation across GPUs, large input batch size of large DNNs causes long CPU-GPU and GPU-GPU data communication times. SNIG does not require any GPU-GPU data transfers.

4.4 CUDA Graph Update

The previous sections discuss SNIG based on the 2020 HPEC Sparse DNN Graph Challenge environment [21], which targets only 60K input images. Since the input number is small, the advantage of CUDA Graph Update is not clear. However, many real-world image inference applications request large numbers of inputs, and the effect of updating CUDA graphs becomes significant. Specifically, instead of repetitively constructing and destroying a new cudaFlow at each batch iteration, it is desirable to create a cudaFlow once in the beginning and update its parameters for the rest of iterations. Therefore, in this experiment, we enlarge the input size by duplicating 60K images 10, 100, 250, 500, and 1000 times, and perform the inference on the 1024×1920 benchmark using one GPU. Since SNIG constructs an independent cudaFlow for each GPU, the data of one GPU is sufficient to demonstrate the advantage of CUDA Graph Update. Hereafter, cudaFlow represents SNIG without using updating methods, cudaFlow-update represents SNIG using updating methods, cudaFlowCapturer represents SNIG using implicit graph capture, and cudaFlowCapturer-update represents SNIG using implicit graph capture and updating methods.

Fig. 15 shows the execution time of each method on the 1024×1920 benchmark using one GPU. As the number of input images increases, the gap between cudaFlow and cudaFlow-update becomes remarkable (left figure). For example, at 60K images (i.e., HPEC Challenge Specification) the difference between cudaFlow and cudaFlow-update is about 1 second, whereas at 60M images, the difference becomes 963 seconds (10% improvement by cudaFlow-update). Since cudaFlow iteratively defines a graph, instantiates an executable graph, and destroys a graph/executable graph at each batch iteration, the overhead of CUDA Graph function calls becomes significant as the number of images grows. By contrast, cudaFlow-update creates and destroys the graph once and updates its parameters for the rest of batch iterations. Similar performance improvement can be observed in cudaFlowCapturer (right figure). At 60M images, cudaFlowCapturer-update brings about 6% improvement over cudaFlowCapturer. The improvement is less than cudaFlow-update because the update method of cudaFlowCapturer is applied on a per-graph basis instead of per-node basis.

Fig. 16 shows the runtime breakdown of cudaFlow and cudaFlow-update on 6M input images based on the data extracted from NVIDIA Visual Profiler [4]. The right side shows the detailed breakdown of CUDA Graph function calls. Compared with cudaFlow, cudaFlow-update largely reduces the overhead of CUDA Graph function calls.
between CPUs and GPUs because the data cannot fit in a GPU. This problem can be overcome by high-end GPUs that are particularly designed for large-scale machine learning workloads, such as the new Nvidia A100 GPU that has 80 GB memory. The large memory capacity allows us to load a much larger machine learning model and dataset into GPU at a time, significantly reducing the data-movement overheads in our batch iterations. In this section, we compare the runtime performance of SNIG on different benchmarks among one RTX-2080 Ti GPU (SNIG-RTX-2080) and one A100 GPU (SNIG-A100, BF-A100, GPipe*-A100).

We first evaluate the performance based on the HPEC Graph Challenge environment. Since A100 GPU can accommodate the entire 60K images, we set batch size of 60K for SNIG-A100 and GPipe*-A100 to compute the inference in just a single data batch iteration. SNIG-RTX-2080 uses a batch size of 5K images. Table 4 compares the execution time among SNIG-RTX-2080, SNIG-A100, BF-A100, and GPipe*-A100 on four benchmarks with the largest layer count (1920) at four neuron numbers (1024, 4096, 16384, and 65536). In the 16384×1920 benchmark, SNIG-A100 is 3.04× faster than SNIG-RTX-2080. SNIG-A100 with 60K batch size only fetches input images once from CPU and does not need to update the cudaFlow, whereas SNIG-RTX-2080 with 5K batch size requires the GPU to iteratively request input images from CPU and updates the cudaFlow multiple times. SNIG-A100 outperforms BF-A100 across four benchmarks due to our in-kernel pruning strategy and task parallelism. On the other hand, SNIG-A100 has similar performance to GPipe*-A100 since both methods compute the inference on the entire input data at one time without additional data piping between CPU and GPU.

As we presented in Section 4.4, real-world image inference applications can contain large numbers of input images that go beyond the memory capacity of A100. In this case, SNIG-A100 needs to partition the input into several data batch iterations and update the cudaFlow between successive batch iterations. Fig. 18 compares the execution time between SNIG-RTX-2080 and SNIG-A100 on the 1024×1920 benchmark at different numbers of input images using cudaFlow-update and cudaFlowCapturer-update implementations (similar to Section 4.4) at a batch size of 5K. With cudaFlow-update (left side), SNIG-A100 is consistently faster than SNIG-RTX-2080. The largest speedup we have observed is 1.78× at 30M images, and the performance gap continues to enlarge as we increase the number of input images. Similar data is also observed in cudaFlowCapturer-update (right side).

### Table 4

<table>
<thead>
<tr>
<th>Neurons</th>
<th>Layers</th>
<th>SNIG</th>
<th>SNIG</th>
<th>BF</th>
<th>GPipe*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1024</td>
<td>1920</td>
<td>5.25s</td>
<td>1.93s</td>
<td>3.62s</td>
<td>1.89s</td>
</tr>
<tr>
<td>4096</td>
<td>1920</td>
<td>17.41s</td>
<td>6.04s</td>
<td>10.37s</td>
<td>6.24s</td>
</tr>
<tr>
<td>16384</td>
<td>1920</td>
<td>54.22s</td>
<td>17.80s</td>
<td>35.38s</td>
<td>18.82s</td>
</tr>
<tr>
<td>65536</td>
<td>1920</td>
<td>162.2s</td>
<td>69.45s</td>
<td>134.82s</td>
<td>70.60s</td>
</tr>
</tbody>
</table>

### 4.5 A100 GPU

The experiments in the previous sections are based on RTX-2080 Ti GPU, which has only 11 GB memory. Considering this memory capacity, the batch size that achieves the best inference performance is 5K based on our experiment. Larger batch size will result in fetching in and out data calls by 73% (193.07 seconds versus 52.56 seconds). That is because cudaFlow needs to iteratively rebuild CUDA graphs, the overheads of cudaGraphInstantiate, cudaGraphExecDestroy, cudaGraphDestroy, and so on are much larger than the update counterpart cudaGraphExecKernelNodeSetParms in cudaFlow-update. For example, as shown in Fig. 16, the cudaGraphExecKernelNodeSetParms takes only about 9.7 seconds, whereas the time to rebuild CUDA graphs is 142.43 seconds.

Fig. 17 shows the runtime breakdown of cudaFlowCapturer and cudaFlowCapturer-update. Unlike cudaFlow that explicitly constructs a CUDA graph, cudaFlowCapturer implicitly captures a CUDA graph using streams and events (e.g., cudaStreamLaunch, cudaEventRecord, cudaStreamWaitEvent). The key difference between cudaFlowCapturer and cudaFlowCapturer-update is that cudaFlowCapturer repetitively issues cudaGraphInstantiate (shown as grey area) from a captured CUDA graph over batch iterations rather than updating the existing executable graph with that captured CUDA graph using cudaGraphExecUpdate. For example, cudaFlowCapturer spends 64.47 seconds on repetitively instantiating an executable CUDA graph, whereas cudaFlowCapturer-update spends <1 second on instantiating an executable graph once and 20.39 seconds for updating that executable graph for the rest of batch iterations. Since implicit CUDA Graph construction requires both methods to re-capture a new CUDA graph, the time spent on event and stream managements are roughly the same (22.11 versus 24.12).

![Fig. 17. Runtime breakdown (seconds & percentage) of cudaFlowCapturer (top) and cudaFlowCapturer-update (bottom) on 1024 x 1920 benchmark with 6M images. The right side shows detailed breakdown of CUDA Graph function calls.](image-url)
4.6 Effectiveness of Our Kernel Algorithms

To demonstrate the efficiency of our kernels, we replace incremental memory resetting with cudaMemset and forward feeding with BF’s kernel, respectively. Table 5 compares execution time of cudaFlow-update and cudaFlowCapturer-update on the 1024 × 1920 benchmark with different numbers of images using one A100 GPU and one RTX-2080 Ti GPU. The batch size is 5000.

<table>
<thead>
<tr>
<th>Neurons</th>
<th>Layers</th>
<th>SNIG</th>
<th>SNIG-w/o-inc</th>
<th>SNIG-w/o-ff</th>
</tr>
</thead>
<tbody>
<tr>
<td>1024</td>
<td>1920</td>
<td>1.93s</td>
<td>2.90s</td>
<td>27.88s</td>
</tr>
<tr>
<td>4096</td>
<td>1920</td>
<td>6.04s</td>
<td>8.03s</td>
<td>107.13s</td>
</tr>
<tr>
<td>16384</td>
<td>1920</td>
<td>17.80s</td>
<td>25.51s</td>
<td>420.86s</td>
</tr>
<tr>
<td>65536</td>
<td>1920</td>
<td>69.45s</td>
<td>103.54s</td>
<td>1824.06s</td>
</tr>
</tbody>
</table>

There is a great deal amount of research on general sparse matrix-matrix multiplication (SpGEMM) using GPUs [8]. However, there are two challenges that prevent us from directly using them for reaching the best performance in HPEC Sparse DNN Graph Challenge. First, most SpGEMM algorithms assume the matrix size fits in GPU, which is not possible in our case. Second, existing SpGEMM algorithms target standalone SpGEMM problem instances, rather than the entire sparse DNN inference workload. This prevents us from leveraging advanced CUDA Graph parallelism that combines customized partitioning and pruning strategies across inference iterations to maximize the performance.

6 CONCLUSION

In this paper, we have introduced SNIG, an efficient inference engine for large sparse DNNs. We have described the inference workload in a task graph comprising both data- and model-level parallelisms. Our decomposition method can scale to arbitrary sizes of DNN and input data under different numbers of GPUs. With four GPUs, SNIG is 2.3 times faster than BF and is 2.0 times faster than GiPipe on the largest DNN of 65536 neurons and 1920 layers (more than 4 billion nonzero parameters). By using CUDA Graph Update, we have shown further 10% performance improvement compared to SNIG without updating methods. Our future work will research new pipeline-based task graph schedulers for training large neural networks and apply our algorithms to other practical models, such as CNNs and GNNs.

ACKNOWLEDGMENTS

Preliminary version of this article has received the Champion Award in the 2020 IEEE High-performance and Extreme Computing Conference (HPEC) Graph Challenge in Sparse Neural Network [21]. The authors appreciate H. Ren, Y. Zhang, and B. Khailany at Nvidia for their help with running SNIG on the A100 machine.

REFERENCES


For more information on this or any other computing topic, please visit our Digital Library at www.computer.org/csdl.