A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large Designs

Zizheng Guo[®], Mingwei Yang, Tsung-Wei Huang[®], Member, IEEE, and Yibo Lin[®], Member, IEEE

Abstract-Common path pessimism removal (CPPR) is imperative for eliminating redundant pessimism during static timing analysis (STA). However, turning on CPPR can significantly increase the analysis runtime by 10x-100x in large designs. Recent years have seen much research on improving the algorithmic efficiencies of CPPR, but most are architecturally constrained by either the speed-accuracy tradeoff or designspecific pruning heuristics. In this article, we introduce a novel CPPR algorithm that is provably good and practically efficient. We have evaluated our algorithm on large industrial designs and demonstrated promising performance over the current state of the art. As an example, our algorithm outperforms the baseline by 36x-135x faster when generating the top-10K post-CPPR critical paths on a million-gate design. At the extreme, our algorithm with one core is even $4 \times -16 \times$ faster than the baseline with eight cores. Our algorithm also outperforms the commercial STA engine PrimeTime up to 26.99× faster. By exploiting parallelism within the circuit graph, we can reduce the memory consumption of our algorithm by 30%, with only 3% runtime increase.

Index Terms—Common path pessimism removal (CPPR), static timing analysis (STA).

I. INTRODUCTION

S TATIC timing analysis (STA) is a pivotal step in the overall design flow [1]. The predominant approach creates early and late bounds on each signal delay. However, this early/late timing split causes the analysis to be artificially pessimistic due to analyzing only the worst case scenarios. Unnecessary pessimism will lead tests to be marked failing whereas in actuality they should be passing. Designers and optimization tools might be misled into an overpessimistic timing report, leading to unnecessary increases in design turnaround time and cost. To this end, common path pessimism removal (CPPR) is imperative for eliminating

Manuscript received 20 April 2021; revised 19 July 2021; accepted 13 October 2021. Date of publication 2 November 2021; date of current version 20 September 2022. This work was supported in part by the National Science Foundation of China under Grant 62034007 and Grant 62004006; in part by the National Science Foundation of the U.S. under Grant CCF-2126672; and in part by the Zhejiang Provincial Key Research and Development program under Grant 2020C01052. This article was recommended by Associate Editor Y. Shi. The preliminary version has been presented at the Design Automation Conference (DAC) in 2021. (*Corresponding author: Yibo Lin.*)

Zizheng Guo, Mingwei Yang, and Yibo Lin are with the Center for Energy-Efficient Computing and Applications, School of Electronics Engineering and Computer Science, Peking University, Beijing 100871, China (e-mail: yibolin@pku.edu.cn).

Tsung-Wei Huang is with the Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT 84112 USA.

Digital Object Identifier 10.1109/TCAD.2021.3124758

redundant pessimism during STA. Fig. 1 gives an example. Prior to CPPR, data path 2 can be more critical than data path 1, but the result may change after CPPR because the common path pessimism 2 is larger than pessimism 1. However, this process of pessimism removal is extremely time consuming because we need to analyze timing *path by path* across all flip-flop (FF) pairs. According to [2], generating a complete timing report with CPPR incurs $10 \times -100 \times$ more runtime and memory.

The recent years have seen several research work and algorithms to reduce the long runtimes of CPPR. For instance, the TAU community has organized contests to seek new ideas for accurate and fast CPPR algorithms [3], [4]. iTimerC [5] employs a branch-and-bound technique to prune the search space of path generation. HappyTimer [6] designs a blockbased algorithm with an alternative delay metric to remove pessimism during the timing update. OpenTimer [2], [7] introduces a dual data structure to remove path pessimism and parallelize the process across independent FFs. There is also research on improving the memory consumption of CPPR [8], [9]. Other approaches, such as tag-based updates and modified delay models have been applied in commercial tools [4]. A fundamental challenge is that existing algorithms encounter large time and space complexities proportional to the product of FF count and the graph size, because they may end up enumerating all possible FF pairs for CPPR. As a result, even introducing speed-accuracy tradeoff or designspecific pruning heuristics cannot guarantee consistent, decent performance in large designs.

In this article, we introduce a novel provably good and practically efficient CPPR algorithm for analyzing large designs. We summarize three technical contributions of our work.

- First, instead of enumerating all possible FF pairs, we identify lowest common ancestors (LCAs) that incur common path pessimism on data paths, and process the FF pairs in different LCA depth groups. Then, we design an efficient distance tuple structure to deal with depth constraints, largely reducing the search space of CPPR.
- Second, we prove that the time complexity of our algorithm is irrelevant to the number of FFs, but the depth of the clock tree, which is typically smaller by orders of magnitude.
- Third, our algorithm is highly parallelizable, both within the circuit graph and across the depths of the clock tree. The organization of parallelism across the clock tree

1937-4151 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. depths largely facilitates the adoption of multithreading to gain further speed-up through multicore parallelism. However, the drawback of this parallelism is that its memory consumption is proportional to the number of threads, because each thread works on a duplicate of the circuit graph. By introducing parallelism within the circuit graph, we can reduce the memory consumption of our algorithm on multicore CPUs without trading in much runtime.

We have evaluated our algorithm on large industrial designs of millions of gates and compared our performance with three state-of-the-art CPPR algorithms [2], [5], [6]. Our algorithm significantly outperforms the baseline algorithms in runtime and memory. For instance, when generating one post-CPPR critical path, we are $3 \times -23 \times$ faster. The difference becomes even remarkable at a large path count. When generating the top-10K post-CPPR critical paths, our algorithm is 36×- $135 \times$ faster than the others, using only 2.5%-10.9% of their memory. At the extreme, our algorithm of one core (singlethreaded parallelism) is even $4 \times -16 \times$ faster than the baseline of eight cores where performance scalability stagnates. By exploiting parallelism both within the circuit graph and across the depths of the clock tree, we can halve our memory consumption while still being $29 \times -104 \times$ faster in generating the top-10K paths. We also compared our performance with the commercial STA engine PrimeTime, where our algorithm is $18.51 \times$ faster on generating top-1 critical path, and $26.99 \times$ faster on generating top-10K critical paths.

The remainder of the article is organized as follows. Section II describes the background and motivation; Section III explains the detailed implementation; Section IV demonstrates the results; and Section V concludes this article.

II. PRELIMINARIES

In STA, a circuit is represented as a directed acyclic graph (DAG), where nodes denote pins and edges denote interconnections between pins. FFs are driven by a clock source through the clock tree. Each edge has an early and a late bounds on the signal delay. A data path starts from a launching FF or a primary input and ends at a capturing FF. The delay of a path is the sum of the edge delays along the path. We consider the setup and hold timing constraints [3], [4].

Definition 1: We denote o_i and d_i as the respective clock pin and the data pin of FF *i*. For a path *p* from o_1 to d_2 , the setup slack and the hold slack of *p* are defined as follows:

slack^{setup}(p) =
$$rat^{\text{late}}(d_2) - at^{\text{late}}(d_2)$$

= $at^{\text{early}}(o_2) + T_{\text{clk}} - T_{\text{setup}} - at^{\text{late}}(o_1) - \text{delay}^{\text{late}}(p)$
slack^{hold}(p) = $at^{\text{early}}(d_2) - rat^{\text{early}}(d_2)$
= $at^{\text{early}}(o_1) + \text{delay}^{\text{early}}(p) - at^{\text{late}}(o_2) - T_{\text{hold}}$. (1)

The definition of slack assumes a worst case of edge delays for each test. However, it introduces unnecessary pessimism because there can be a common segment between two clock paths (see Fig. 1). To remove the pessimism, we add a credit to the slack as follows.

Definition 2: We define CPPR credit on clock tree node u as credit(u) = $at^{\text{late}}(u) - at^{\text{early}}(u)$. Each FF corresponds to a



Fig. 1. Example of CPPR impact. Before CPPR, data path 2 can be more critical than data path 1. However, the post-CPPR slack of data path 2 can become less critical than data path 1, as pessimism 2 is larger than pessimism 1.



Fig. 2. When fixing the depth of LCA to be 1, we only care about these launching-capturing FF pairs: (c, d), (d, c), (a, b), (a, e), (b, a), (b, e), (e, a), (e, b). We can then tell precisely for each launching FF the pessimism it will introduce when paired with any other capturing FF, namely the edges above Level 1 colored yellow in the figure.

clock tree leaf node. The credit for a path with launching FF u and capturing FF v is thus credit(LCA(u, v)).

Then, the post-CPPR slack for path p can be written as [3] and [4]

$$\operatorname{slack}_{\operatorname{CPPR}}^{\operatorname{setup/hold}}(p) = \operatorname{slack}^{\operatorname{setup/hold}}(p) + \operatorname{credit}(\operatorname{LCA}(u, v))$$
 (2)

where u = p.lauFF, v = p.capFF, and slack^{setup/hold}(p) is the pre-CPPR slack. With the above definitions, we formulate the CPPR problem as follows.

CPPR Problem Formulation [4]: Given a circuit graph with updated delay values, timing constraints, and a number k, report the top-k post-CPPR critical paths.

The key challenge of CPPR is that the credit is *path-specific* and it depends on the launching and capturing FFs. Different paths might have different credits to add to the slack, even if they share the same launching or capturing FFs. Most previous work enumerate all FF pairs to find post-CPPR critical paths ended at a target capturing FF and then reduce the result to a top-k set [2], [5], [6]. However, the main drawback is that these algorithms may end up enumerating all FF pairs in the worst case, requiring long analysis runtimes to complete CPPR.

III. Algorithms

We propose a new CPPR algorithm to overcome the runtime challenges of CPPR by enumerating the LCA depths of launching FFs and capturing FFs, instead of a large amount of FF pairs. Fig. 2 illustrates our motivation. By fixing a depth and then looking for all possible FF pairs pertaining to this

110	IATIONS OF OUR ALGORITIMS
Notation	Description
D	The number of clock tree levels.
$at^{\text{early/late}}(u)$	Early/late arrival time for clock tree node u .
$delay^{\text{early/late}}(u, v)$	Early/late delay for edge $u \rightarrow v$.
credit(u)	CPPR credit on clock tree node u .
depth(u)	The depth of clock tree node u .
p.lauFF/capFF	The launching/capturing FF node of path p.
$f_d(u)$	The ancestor of node u on clock tree with depth d .
LCA(u, v)	The lowest common ancestor of u and v .
$slack^{setup/hold}(p)$	The pre-CPPR slack of path p.
$slack^{\text{setup/hold}}(p, d)$	The slack eliminating the pessimism up to level d .
$slack_{CPPR}^{setup/hold}(p)$	The post-CPPR slack of path p.
$P_d^{\text{setup/hold}}(k)$	Top- k path candidates at level d .
$P_*^{\text{setup/hold}}(k)$	Top- k self-loop path candidates.
$P_{\rm PI}^{\rm setup/hold}(k)$	Top- k primary input path candidates.
$P_{\text{CPPR}}^{\text{setup/hold}}(k)$	Top- k paths ranked by post-CPPR slack.

TABLE I NOTATIONS OF OUR ALGORITHMS

LCA depth, we are able to precisely remove the pessimism and directly get the global top-k post-CPPR critical paths.

A. Definitions and Notations

Definition 3: We break the clock tree into levels at different depths d and define d-Pessimism Removed slack of path p as the pre-CPPR slack of path p eliminating the pessimism above (i.e., up to) level d, precisely slack^{setup/hold}(p, d) =slack^{setup/hold}(p) + credit($f_d(p.lauFF)$).

Apparently, we have $slack^{setup/hold}(p, 0) = slack^{setup/hold}(p)$. We rewrite (2) as

$$slack_{CPPR}^{setup/hold}(p) = slack^{setup/hold}(p, 0) + credit(LCA(u, v))$$
$$= slack^{setup/hold}(p, depth(LCA(u, v)))$$
(3)

where u = p.lauFF and v = p.capFF.

Definition 4: We define the set of setup/hold path candidates at level d as setup/hold critical paths p that satisfy these two constraints: 1) p.lauFF \neq p.capFF and 2) depth(LCA(p.lauFF, p.capFF)) $\leq d$.

We define the top-k path candidates at level d as $P_{d}^{\text{setup/hold}}(k)$, which are the top-k among the set of setup/hold path candidates at level d, ranked by $slack^{setup/hold}(p, d)$.

Note that the second constraint requires depth $\leq d$ instead of depth = d. This is important as it makes the fast retrieval of $P_d^{\text{setup/hold}}(k)$ possible. This definition covers all top-k post-CPPR paths p satisfying p.lauFF \neq p.capFF (see Lemma 1).

As Definition 4 does not cover paths that have p.lauFF =*p*.capFF, we define another type of path candidates as follows:

Definition 5: We define self-loop paths as paths that satisfy p.lauFF = p.capFF. We define top-k self-loop path candidates as $P_*^{\text{setup/hold}}(k)$, which are the top-k among all setup/hold critical paths ranked by $slack^{setup/hold}(p, depth(p.lauFF))$.

Note that in Definition 5, a self-loop path candidate is not necessarily a self-loop path, as we consider both self-loop paths and nonself-loop paths and rank them by slack^{setup/hold}(p, depth(p.lauFF)). We shall show (in Lemma 2) that this definition still covers all self-loop paths present in the global top-k post-CPPR paths. The above definitions are for paths that originate from an FF. We also consider paths that originate from a primary input pin:

Algorithm 1: getPostCPPRPaths(<i>k</i> , <i>mode</i> = setup/hold)
1 for $d = 0, 1, 2,, D - 1$ do
2 $P_d^{mode}(k) \leftarrow \text{getPathsAtLCALevel}(d, k, mode);$
3 $P_*^{mode}(k) \leftarrow getPathsFromSelfLoops(k, mode);$
4 $P_{\text{PI}}^{mode}(k) \leftarrow \text{getPathsFromPIs}(k, mode);$
5 $paths \leftarrow [P_0^{mode}(k),, P_{D-1}^{mode}(k), P_*^{mode}(k), P_{\text{PI}}^{mode}(k)];$
6 return $P_{\text{CPPR}}^{mode}(k) = \text{selectTopPaths}(paths, k);$

Definition 6: We define top-k primary input path candidates as $P_{\rm PI}^{\rm setup/hold}(k)$, which are the top-k among all setup/hold critical paths that originate from a primary input, ranked by their slacks. Paths that originate from primary inputs do not have pessimism to remove.

B. Overall Algorithm

The overall algorithm is presented in Algorithm 1. The algorithm consists of two stages: 1) path candidates generation and 2) top paths selection. We generate path candidates based on enumeration of the depth of LCA between launching FF and capturing FF (line 2), self-loop path candidates (line 3), and primary input path candidates (line 4). A total of up to k(D+2)path candidates are generated, of which kD are path candidates at each level, k are self-loop path candidates, and another k are primary input path candidates. After that, we select the top-kof all path candidates with smallest post-CPPR slack values (line 6), and output them. We elaborate on the subroutines in more detail and prove the correctness in the following sections.

C. Generation of the Top-1 Path

We first propose an efficient algorithm to generate path candidates for k = 1, including top-1 path candidates at each level (Definition 4), top-1 self-loop path candidate (Definition 5), and top-1 primary input path candidate (Definition 6). This algorithm will generalize to our top-k case. After generating all top-1 path candidates, we can reduce them to the global top-1 path using selectTopPaths.

We introduce a *node grouping* technique to find path candidates at different levels (Definition 4). In Fig. 3, we demonstrate how node grouping helps us filter out paths that are not path candidates. When generating path candidates at level d, we group each node u satisfying depth(u) > d by $f_{d+1}(u)$. Intuitively, we cut the tree between level d and level d+1, and the tree below level d+1 breaks into pieces which are formed as groups. The path constraints in Definition 4 are equivalent to finding paths that connect two different groups, i.e., $f_{d+1}(p.\text{lauFF}) \neq f_{d+1}(p.\text{capFF})$.

Algorithm 2 generates top-1 path candidates at level d (Definition 4) with node grouping. The notations are summarized in Table II. We traverse the circuit graph to compute the earliest (latest) arrival time tuples of each pin for hold (setup) constraint. We keep two arrival time tuples, at(u) and at'(u), for each pin u. at'(u) serves as a fallback for at(u) when at(u) is unavailable due to the node grouping requirement that the capturing FF must have a different group index than the launching FF.



Fig. 3. Example of node grouping with d = 1 for hold check. In this case, nodes are grouped using $f_2(u)$, forming 5 different groups, e.g., node *x*'s group is *e*, node *a*'s group is *a*, etc. We disallow data paths that connect the same group, i.e., that have $f_{d+1}(p.\operatorname{lauFF}) = f_{d+1}(p.\operatorname{capFF})$. Invalid data paths are marked in red. All data paths are labeled with their LCA depths. Each valid data path *p* in the figure satisfies $p.\operatorname{lauFF} \neq p.\operatorname{capFF}$ and LCA depth $\leq d$.

 TABLE II

 ARRIVAL TIME TUPLES ON PIN u FOR ALGORITHM 2

Name	Member	Description
	time	Earliest arrival time
at(u)	from	The previous node of the earliest path
	groupid	The group index of the first node of that path
	time	Second earliest arrival time with a different groupid
at'(u)	from	The previous node of that path
	groupid	The group index of the first node of that path

The above is for hold check. For setup check, replace earliest with 'latest'.

First, we initialize the arrival time for Q-pins of FFs in the arrival time arrays (lines 1-7). We offset the arrival time of Q-pins by $\operatorname{credit}(f_d(u))$ (lines 4 and 6), because we are interested in slack^{setup/hold}(p, d), as Definition 4 required. Then, we propagate the arrival time tuples through a topological order of the pins in the graph (lines 8-13). After that, we compute slacks on each D-pin of FF (lines 14–24). For an FF with clock pin u and D-pin v, we are interested in paths that end at v and start at a Q-pin of another FF, whose clock pins reside in a different group than u. We find the best of such path using at(v) and at'(v) in lines 17–18. Specifically, if at(v) is a path that originates from a different group, we accept it; if not, we accept the fallback, i.e., at'(v). Finally, we select the path with the smallest slack $^{\text{setup/hold}}(p, d)$. This slack value is computed in lines 21 and 23, derived from (1), with D at = Q at(p.lauFF) $+ \operatorname{delay}(p).$

Algorithm 3 finds self-loop path candidates (Definition 5). As Definition 5 does not limit the range of paths as Definition 4 does, the algorithm is a simplified version of Algorithm 2, where we do not maintain group indices or fallbacks for arrival time tuples. First, we initialize the arrival time for Q-pins (lines 1–7). For self-loop path candidates, we need to rank paths by slack^{setup/hold}(p, depth(p.lauFF)), so we offset the arrival time of Q-pins by credit(u). Then, we do arrival time propagation (lines 8–12), slack computation

Algorithm 2: getPathsAtLCALevel(d, k = 1, mode) for *FF* clock pin u with depth(u) > d do 1 $v \leftarrow$ the Q-pin of u; 2 if mode = setup then 3 $Q_at \leftarrow at^{\text{late}}(u) + delay^{\text{late}}(u, v) - credit(f_d(u));$ 4 5 else $Q_at \leftarrow at^{\text{early}}(u) + delay^{\text{early}}(u, v) + credit(f_d(u));$ 6 Update at(v) and at'(v) with time = Q_at , from = u, 7 groupid = $f_{d+1}(u)$; 8 for Circuit pin u in topological order do for *Edge* $u \rightarrow v$ do 9 if mode = setup then $d \leftarrow delay^{\text{late}}(u, v)$; 10 else $d \leftarrow delay^{early}(u, v);$ 11 Update at(v) and at'(v) with 12 time = at(u).time + d, from = u,groupid = at(u).groupid;Update at(v) and at'(v) with 13 time = at'(u).time + d, from = u, groupid = at'(u).groupid; 14 for FF clock pin u with depth(u) > d do $v \leftarrow$ the D-pin of u; 15 $T_{\text{setup/hold}} \leftarrow$ the setup/hold constraint value; 16 if at(v).groupid = $f_{d+1}(u)$ then $D_at \leftarrow at'(v)$.time; 17 else D at \leftarrow at(v).time; 18 19 if mode = setup then $T_{clk} \leftarrow clock period;$ 20 $slack \leftarrow at^{early}(u) + T_{clk} - T_{setup} - D_at;$ 21 else 22 $slack \leftarrow D_at - (at^{late}(u) + T_{hold});$ 23 Obtain one path with slack = *slack*; 24 25 return path with smallest slack;

(lines 13–21), and finally select the path with smallest slack.

Algorithm 4 finds primary input path candidates (Definition 6). This algorithm is similar to Algorithm 3, except that we initialize the arrival time of primary inputs in lines 1-3 rather than the arrival time of *Q*-pins. There are no common paths in primary input path candidates, so this time we do not offset the arrival time.

D. Generation of Top-k Paths

We now present our algorithm for generating the top-k path candidates where k > 1. We extend our algorithm for k = 1 to support generating k path candidates. We represent a path implicitly using a list of deviation edges, and generate paths progressively from previous paths, inspired by [10] and [2]. We demonstrate the idea of deviation edges in Fig. 4. Adding a deviation edge to a path will increase its slack, and we compute the amount of increase using fallbacks provided by our arrival time tuples. For brevity, we define

$$at_{\text{auto}}(u, \text{gid}) = \begin{cases} at(u), & at(u).\text{groupid} \neq \text{gid} \\ at'(u), & at(u).\text{groupid} = \text{gid}. \end{cases}$$

Algorithm 3: getPathsFromSelfLoops(*k* = mode) 1 for FF clock pin u do $v \leftarrow$ the Q-pin of u; 2 3 if mode = setup then $Q_at \leftarrow at^{\text{late}}(u) + delay^{\text{late}}(u, v) - credit(u);$ 4 else 5 Q at $\leftarrow at^{\text{early}}(u) + delay^{\text{early}}(u, v) + credit(u);$ 6 Update at(v) with time = Q at, from = u; 7 for Circuit pin u in topological order do 8 for *Edge* $u \rightarrow v$ do 9 if mode = setup then $d \leftarrow delay^{\text{late}}(u, v)$; 10 else $d \leftarrow delay^{\text{early}}(u, v)$: 11 Update at(v) with time = at(u).time + d, 12 from = u; 13 for FF clock pin u do $v \leftarrow$ the D-pin of u; 14 $T_{\text{setup/hold}} \leftarrow$ the setup/hold constraint value; 15 if mode = setup then 16 17 $T_{\text{clk}} \leftarrow \text{clock period};$ $slack \leftarrow at^{early}(u) + T_{clk} - T_{setup} - at(v).time;$ 18 19 else $slack \leftarrow at(v).time - (at^{late}(u) + T_{hold});$ 20 21 Obtain one path with slack = *slack*; 22 return path with smallest slack;

	Algorithm 4: getPathsFromPIs $(k = 1, mode)$
1	for Primary input pin u do
2	$PI_at \leftarrow$ the early/late arrival time of u for
	<i>mode</i> =hold/setup;
3	Update $at(u)$ and $at'(u)$ with $time = PI_at$,
	from =N/A, groupid =N/A;
4	Propagate $at(u)$ for circuit pin u in topological order,
	same as Algorithm 3 line 8-12;
5	Obtain paths at FF clock pins, same as Algorithm 3 line
	13-21;
6	return path with smallest slack;
_	

The algorithm for generating top-k path candidates at level d is presented in Algorithm 5. First, the arrival time arrays 1at(u) and at'(u) are computed in the same way as Algorithm 2. Then, paths with the smallest slack on each capturing FF are pushed into a min-max heap [11] (lines 3-7), with computed slacks the same as Algorithm 2. After that, we repeatedly pop a path with minimal slack from the min-max heap, output it, and then push all its deviations into heap again (lines 8-20). We enumerate deviations by traversing backwards on the path (the loop at line 12), and enumerate all incoming edges for nodes on the path (the loop at line 14). For each deviation edge, we compute its *cost* by equations at line 16 and 18. This cost is always nonnegative, because we are deviating from a more pessimistic path to a less pessimistic one by introducing a suboptimal edge. The resulting deviated path is pushed back to the heap and the loop continues.



Fig. 4. Illustration of deviation edge and its effect. Assume the shortest path to z' is $CLK \rightarrow y, y \rightarrow m, m \rightarrow n, n \rightarrow p, p \rightarrow z'$. Deviation happens when we choose to go to p from another direction r, and the deviation edge is $r \rightarrow p$ that replaces $n \rightarrow p$ in the original path. In the example, we can go from a launching FF to r by two paths. When node grouping is used, we do not consider the one tagged "bad path" because it originates from d which is in the same group as the capturing FF z'.

1	Algorithm 5: getPathsAtLCALevel(<i>d</i> , <i>k</i> , <i>mode</i>)
1	Compute and propagate arrival time tuples, same as
	Algorithm 2 lines 1-13;
2	$H \leftarrow$ new Min-Max Heap of paths ranked by <i>p.slack</i> ;
3	for FF clock pin u with $depth(u) > d$ do
4	$v \leftarrow$ the D-pin of u ;
5	<i>constraint</i> \leftarrow the setup/hold constraint value;
6	Compute smallest slack at v, same as Algorithm 2
	lines 17-23;
7	Push one path p into H with $p.slack = slack$,
	$p.groupid = f_d(u), p.pos = v, p.devlist = [];$
8	for $i = 1$ to k do
9	$p \leftarrow \text{pop path with smallest slack from } H;$
10	Output path p as <i>i</i> -th smallest slack path candidate;
11	$u \leftarrow p.pos;$
12	while u is not a clock tree node do
13	<i>from</i> \leftarrow <i>at</i> _{auto} (<i>u</i> , <i>p.groupid</i>). <i>from</i> ;
4	for edge $w \rightarrow u$ where $w \neq from$ do
5	if mode = setup then
6	$cost \leftarrow at_{auto}(u, p.groupid).time -$
	$at_{auto}(w, p.groupid).time-delay^{late}(w, u);$
7	else
8	$cost \leftarrow at_{auto}(w, p.groupid).time +$
	$delay^{early}(w, u) -$
	$at_{auto}(u, p.groupid).time;$
9	Push one path p' into H with
	p'.slack = p.slack + cost,
	p'.groupid = p.groupid, p'.pos = w,
	$p'.devlist = p.devlist + [w \rightarrow u];$
20	$u \leftarrow from;$

The algorithm for generating top-*k* self-loop path candidates and top-*k* primary input path candidates is similar to Algorithm 5, except that we do not add constraints to the group of nodes. Specifically, we replace the occurrence of $at_{auto}(u, \text{gid})$ by at(u) and discard gid. All other codes for maintaining the heap and generating deviated paths is the same.

A	Algorithm 6: selectTopPaths(<i>paths</i> , <i>k</i>)
1	$[P_0^{mode}(k),, P_{D-1}^{mode}(k), P_*^{mode}(k), P_{\text{PI}}^{mode}(k)] \leftarrow paths;$
2	$H \leftarrow$ new Min-Max Heap of paths ranked by <i>p.slack</i> ;
3	for $d = 0, 1, 2,, D - 1$ do
4	for path p in $P_d^{mode}(k)$ do
5	if $depth(LCA(p.lauFF, p.capFF)) = d$ then
6	Push p into H ;
7	for path p in $P_*^{mode}(k)$ do
8	if $p.lauFF = p.capFF$ then
9	Push p into H ;
10	for path p in $P_{PI}^{mode}(k)$ do
11	Push p into H ;
12	return top- k paths in H ;

After getting all path candidates, we reduce them to the global top-*k* paths using Algorithm 6. We get paths with LCA depth *d* from $P_d^{\text{mode}}(k)$, self-loop paths from $P_*^{\text{mode}}(k)$, and primary-input paths from $P_{\text{PI}}^{\text{mode}}(k)$. We discard other path candidates that are not used (lines 5 and 8). We push the paths into a heap and finally extract the top-*k* among them.

E. Parallelization

We now introduce two parallelization strategies of our algorithm that exploit different types of parallelism of the CPPR problem.

In parallelization strategy #1 (Section III-E1), we exploit parallelism across different iterations (i.e., different clock tree depths). This is our default parallel strategy that demonstrates the best runtime performance on multicore CPUs. However, its memory footprint is proportional to the number of the threads used to run the algorithm, because each thread works on a duplicate of the circuit graph.

In parallelization strategy #2 (Section III-E2), we overcome the memory issue of parallelization strategy #1 by seeking parallelism within the circuit graph to be processed in each iteration. By parallelizing within the circuit graph, all threads work on the same circuit graph structure in memory. The memory consumption is reduced as a result of the shared circuit graph structure by multiple threads. However, this parallelization strategy can introduce small runtime overhead, because of the following reasons.

- 1) Tasks on graph nodes enumerate the input edges and compute the arrival time tuples. This workload is small, which makes it hard to fully utilize the CPU core.
- 2) The maximum number of tasks in parallel is limited by the number of nodes in each level. For the levels at the rear of the circuit, the number of nodes can be smaller than the number of threads.
- Scheduling and sychronization for parallelization across circuit graph nodes is more complex than parallelization across iterations, which introduces a larger runtime overhead.

In Section III-E3, we combine the parallelization strategies #1 and #2 by allocating threads among the two kinds



Fig. 5. Parallelization across clock tree depth; i.e., parallelize the algorithm by putting different iterations onto different threads.

of parallelism. In this way, we can balance the runtime and memory of our algorithm.

1) Parallelization Strategy #1 (Exploit Parallelism Across Clock Tree Depths): In this parallelization strategy, each thread computes the path candidates from one iteration (i.e., one clock tree depth), as demonstrated in Fig. 5. The main algorithm (Algorithm 1) calls procedures getPathsAtLCA-Level, getPathsFromSelfLoops, and getPaths-FromPIs for a total of D + 2 times. Each time we perform an iteration on the graph, with the iterations independent of each other and, hence, we can perform parallel iterations with T threads. The selectTopPaths procedure can run iteratively, in which each thread locks and updates the global heap once it finishes one call.

The majority of runtime lies in the calls to getPaths-AtLCALevel, getPathsFromSelfLoops, and get-PathsFromPIs, while the runtime of iterative top path selection is negligible. As a result, this strategy maximizes the CPU parallelism.

2) Parallelization Strategy #2 (Exploit Parallelism Within the Circuit Graph): In this parallelization strategy, each thread computes the arrival time tuple for a single clock tree node, as demonstrated in Fig. 6. For each clock tree depth, we initialize and propagate the arrival time tuples along the clock tree and circuit DAG. The propagation on nodes can be regarded as tasks with dependencies. We can put different tasks onto different threads, provided that the dependencies between tasks are not violated. This can be addressed by either *levelizing* the task graph or using a *dynamic scheduled* parallel programming framework like Taskflow [12], [13]. We describe briefly the idea of levelization as follows.

We build the levelization of a DAG iteratively, by maintaining a set of nodes called frontiers, denoted as F. The initial frontiers are nodes that do not have input edges. We iteratively discover the next frontiers F' from the current frontiers F, by deleting all output edges from F and collect the nodes that lose all input edges afterwards. The resulting levels are the frontiers in each iteration. It is guaranteed that nodes within



Fig. 6. Parallelization within circuit graph; i.e., parallelize the algorithm by distributing nodes to different threads while preserving their dependency (through levelization or dynamic scheduling), and processing the iterations one by one.

the same level do not have mutual dependency, and they only depend on nodes from previous frontiers. Thus, we process levels one by one, and perform tasks within the same level in parallel.

3) Hybrid Parallelization: We combine the advantages of the above two parallelization strategies by parallelizing both across clock tree depths and within a circuit graph, as illustrated in Fig. 7. We assign a group of threads to each iteration (Threads 0, 1 in Fig. 7 for iteration d = 0, Threads 2, 3 for iteration d = 1), and different iterations are computed in parallel by different groups of threads. Within each iteration, threads within the group propagate arrival time tuples on the circuit graph in parallel.

Let T_w denote the number of threads within a group (i.e., the number of threads to compute each iteration), and T_g denote the number of groups (i.e., the number of concurrent iterations). There are a total of $T = T_w \times T_g$ threads, working on only T_g circuit graph instances in memory. When $T_w = 1$, we only parallelize our algorithm across clock tree depths. Similarly, when $T_g = 1$, we only parallelize our algorithm across the parallel scalability across independent iterations, and larger T_w reduces the overall memory footprint, because we do not need to replicate the clock graph when increasing it. By adjusting T_w and T_g , we can balance the runtime and memory of our algorithm, and get the best performance within the memory budget of independent situations.

F. Correctness and Complexity

The correctness of our algorithm is based on Lemmas 1–3. We show in these lemmas that the global top-k post-CPPR critical paths are covered by the three types of path candidates (See Definitions 4–6 for the three types).

Lemma 1: For any path $p \in P_{\text{CPPR}}^{\text{mode}}(k)$ with $p.\text{lauFF} \neq p.\text{capFF}$ and depth(LCA(p.lauFF, p.capFF)) = d, we have $p \in P_d^{\text{mode}}(k)$.



Fig. 7. Parallelize the algorithm by assigning each clock tree depth a group of threads, each working on a batch of nodes. This makes use of both interdepth and intradepth parallelism.

This lemma is derived from the fact that we rank path candidates in $P_d^{\text{mode}}(k)$ by optimistic slack values. Paths with depth(LCA) < d are ranked with slacks larger than their post-CPPR slacks. Paths with depth(LCA) = d are ranked with exact post-CPPR slacks and, thus, they will be top-k in $P_d^{\text{mode}}(k)$ as long as they are global top-k. The detailed proof is presented as follows.

Proof: By contradiction, suppose $p \notin P_d^{\text{mode}}(k)$. Then, for any $q \in P_d^{\text{mode}}(k)$, we have

$$slack^{mode}(q, d) \leq slack^{mode}(p, d).$$

For path p, because depth(LCA(p.lauFF, p.capFF)) = d, we have

$$\operatorname{slack}_{\operatorname{CPPR}}^{\operatorname{mode}}(p) = \operatorname{slack}^{\operatorname{mode}}(p, d).$$

For any $q \in P_d^{\text{mode}}(k)$, because depth(LCA $(q.\text{lauFF}, q.\text{capFF})) \leq d$, we have

$$\operatorname{slack}_{\operatorname{CPPR}}^{\operatorname{mode}}(q) \leq \operatorname{slack}^{\operatorname{mode}}(q, d).$$

Combining the equations above, we get

 $\operatorname{slack}_{\operatorname{CPPR}}^{\operatorname{mode}}(q) \leq \operatorname{slack}^{\operatorname{mode}}(q, d) \leq \operatorname{slack}^{\operatorname{mode}}(p, d) = \operatorname{slack}_{\operatorname{CPPR}}^{\operatorname{mode}}(p).$

That means every path $q \in P_d^{\text{mode}}(k)$ has smaller post-CPPR slack than p. There are a total of k paths in $P_d^{\text{mode}}(k)$. Thus, p cannot be ranked top-k in $P_{\text{CPPR}}^{\text{mode}}(k)$, which is a contradiction.

Lemma 2: For any path $p \in P_{\text{CPPR}}^{\text{mode}}(k)$ with p.lauFF = p.capFF, we have $p \in P_*^{\text{mode}}(k)$.

Proof: By contradiction. Suppose $p \notin P_*^{\text{mode}}(k)$. Then for any $q \in P_*^{\text{mode}}(k)$, we have

$$slack^{mode}(q, depth(q.lauFF)) \le slack^{mode}(p, depth(p.lauFF)).$$

Whether or not q is a self-loop path, there must be depth(q.lauFF) \geq depth(LCA(q.lauFF, q.capFF)), and thus we have

$$\operatorname{slack}_{\operatorname{CPPR}}^{\operatorname{mode}}(q) \leq \operatorname{slack}^{\operatorname{mode}}(q, \operatorname{depth}(q.\operatorname{lauFF})).$$

On the other side, p is a self-loop path by our assumption, and thus

$$slack_{CPPR}^{mode}(p) = slack^{mode}(p, depth(p.lauFF)).$$

Combining the equations above, we get

$$slack_{CPPR}^{mode}(q) \le slack^{mode}(q, depth(q.lauFF))$$
$$\le slack^{mode}(p, depth(p.lauFF))$$
$$= slack_{CPPR}^{mode}(p).$$

That means every path $q \in P_*^{\text{mode}}(k)$ has smaller post-CPPR slack than p. There are a total of k paths in $P_*^{\text{mode}}(k)$. Thus, p cannot be ranked top-k in $P_{\text{CPPR}}^{\text{mode}}(k)$, which is a contradiction.

Lemma 3: For any path $p \in P_{\text{CPPR}}^{\text{mode}}(k)$ that originates from a primary input rather than a launching FF, we have $p \in P_{\text{PI}}^{\text{mode}}(k)$.

Proof: This one is apparent because every path $q \in P_{\text{PI}}^{\text{mode}}(k)$ originates from primary inputs and they are sorted by their post-CPPR slacks.

The three lemmas draw the following correctness theorem, which implies that we can obtain top-k post-CPPR paths from the path candidates.

Theorem 1: With all the path candidates, selectTop-Paths (Algorithm 6) correctly selects and returns global top-*k* paths ranked by their post-CPPR slacks.

Proof: Because of Lemma 1–3, we have encountered every path that has the potential to become one of the global top-k paths within the execution of Algorithm 6. By filtering out paths that we do not want, every path appears at most once. Thus, the global top-k paths can be obtained by selecting the top-k of all kinds of path candidates.

For the correctness of our algorithms for finding path candidates (Algorithm 5), we have the following lemma which states the property of arrival time tuples.

Lemma 4: For any circuit pin *v* whose input edges are $u_1 \rightarrow v$, $u_2 \rightarrow v$, ..., $u_k \rightarrow v$, by the definition of at(v) and at'(v), we have

$$at(v).time = \min_{1 \le i \le k} at(u_i).time + delay^{early}(u_i, v)$$
$$at'(v).time = \min_{1 \le i \le k} at_{auto}(u_i, at(v).groupid).time$$
$$+ delay^{early}(u_i, v).$$

This ensures that we can correctly propagate the two sets of arrival time tuples using tuples on previous pins. The above statements are for hold check. For setup check, one needs to replace min by max, and early by late.

Proof: The first equation is obvious according to the optimal substructure of shortest path on DAG. For the second one, the right-hand side (RHS) gives a valid solution to the problem defined by left-hand side (LHS), so we must have LHS \leq RHS. We assume LHS < RHS and prove by contradiction. Assume that the shortest path given by LHS is from u_i . Then the arrival time of the path at u_i must be smaller than both $at(u_i)$.time and $at'(u_i)$.time, and that contradicts the optimality of them.

This lemma draws the following correctness theorem for our path candidates finding algorithm. Theorem 2: Procedure getPathsAtLCALevel (Algorithm 5) correctly computes $P_d^{\text{mode}}(k)$.

Proof: According to the way the algorithm assigns the arrival time of launching FFs and capturing FFs, slack(p, d) is added to the slack of path p in both modes. For every circuit pin v, the algorithm maintains two sets of arrival time tuples, at(v) and at'(v), the latter of which serves as a fallback for the former. From these two sets of arrival time, according to Lemma 4, we can always find the shortest path (for hold check, longest path for setup check) to v subject to any node grouping constraint. Thus, the algorithm computes top-1 path candidate at level d correctly.

For the correctness of top-k path finding, we represent each path as a list of deviations from a shortest path. Since by the definition all paths can be regarded as a list of deviations from a shortest path, it suffices to show that we find paths in ascending order of their slacks. In other words, each deviation introduces a nonnegative increase on the slack of a path (the cost in Algorithm 5 lines 16 and 18). For any circuit pin u and group index gid

$$costhold = atauto(w, gid).time + delayearly(w, u)$$

$$- atauto(u, gid).time$$

for hold check, and

$$cost^{setup} = at_{auto}(u, gid).time - delay^{late}(w, u)$$

$$- at_{auto}(w, gid).time$$

for setup check are nonnegative. This is obvious according to Lemma 4 and the definition of at_{auto} .

Finally, we conclude with the following theorem of the overall correctness.

Theorem 3: The overall algorithm (Algorithm 1) outputs $P_{\text{CPPR}}^{\text{mode}}(k)$ correctly.

Proof: The correctness of procedures getPathsFrom-SelfLoops and getPathsFromPIs can be proved similarly to Theorem 2. The correctness follows from Theorem 1.

For time and space complexity, we have the following theorems.

Theorem 4: For k = 1, Algorithm 1 runs in O(nD) time complexity.

Proof: The algorithm calls getPathsAtLCALevel D times, getPathsFromSelfLoops once, and getPaths-FromPIs once. Each of them consists of a single forward propagation and constant times of enumeration on FFs. Thus, they run in O(n) time. For k = 1, the selectTopPaths procedure just selects the path with the smallest slack from at most D + 2 paths, so it runs in O(D) time. As a result, the overall algorithm runs in O(nD).

Theorem 5: For k > 1, Algorithm 1 runs in $O(nDk \log k)$ time complexity.

Proof: In procedures getPathsAtLCALevel, get-PathsFromSelfLoops, and getPathsFromPIs, the propagation of arrival time takes O(n). After that, we pop paths from a min-heap for k times. Each time one path is popped from the heap, and we scan for all its deviations and push them into the heap. The count of deviations from a single

TABLE III
BENCHMARK STATISTICS

Benchmark	#Edges	#FFs	D	#FFs/D	FF connectivity
vga_lcdv2	449651	25091	56	448.05	28.55
Combo4v2	778638	26760	82	326.34	37.93
Combo5v2	2051804	39525	91	434.34	22.34
Combo6v2	3577926	64133	101	634.98	37.11
Combo7v2	2817561	54784	96	570.67	32.81
netcard_iccad	3999174	97831	75	1304.41	196.42
leon2_iccad	4328255	149381	85	1757.42	1245.44
leon3mp_iccad	3376832	108839	75	1451.19	489.06

path cannot exceed the size of the graph, which is n and, thus, there are O(nk) heap operations. By using a min-max heap, we are able to limit the size of the heap and always keep the smallest k paths in the heap. In this way, each heap operation takes $O(\log k)$. As a result, each of the three procedures runs in $O(nk \log k)$.

The selectTopPaths procedure selects the top-k paths from at most k(D + 2) paths, which can be done in $O(kD \log k)$. We conclude that the overall algorithm runs in $O(nDk \log k)$.

Theorem 6: The algorithm runs with space complexity $O(T_g(n + k) + kp)$, where T_g denotes the number of thread groups working on independent iterations, and p < n denotes the average length of critical paths.

Proof: For every call to getPathsAtLCALevel, get-PathsFromSelfLoops, and getPathsFromPIs, we need O(n) of memory to store arrival time tuples for circuit pins. We represent each path as a list of deviation edges. Because deviation edges are added one by one, we do not need to store all of them on a single path. Instead, we arrange them in a prefix tree [2], where each path is denoted by a node and each deviation edge is denoted by an edge, and thus we need O(k) memory to store all the paths. Each thread group has its own dedicated memory for working on a call. Thus, the overall memory complexity is $O(T_g(n+k))$. The additional O(kp)of memory is the size of the resulting global top-k paths.

IV. EXPERIMENTAL RESULTS

We implemented our algorithm in C++ and evaluated the performance of our algorithm on a 64-bit Linux machine with 40 cores Intel Xeon CPU at 2.20 GHz and 960-GB memory. We conducted experiments on large industrial designs from TAU contests [3], [4], and their statistics are shown in Table III. The levels of the clock trees are about 100 in all benchmarks, $300 \times -1700 \times$ smaller than the number of FFs.

We compare our approach with three state-of-the-art timers: an opensource tool (OpenTimer [2]), and the TAU 2014 contest winners (HappyTimer [6] and iTimerC [5]). Since HappyTimer and iTimerC are not opensource, we acquired their executables directly from the authors. We also compare our approach with the commercial STA engine PrimeTime.

A. Parallelization Strategy #1

We start by setting $T_w = 1$, i.e., no parallelization within the circuit graph. As a result, $T = T_g$, which means that all threads

work on independent iterations. This is our default parallelization strategy which demonstrates the best runtime performance on multicore CPUs. Table IV lists the overall performance comparison. We measure the runtime and memory consumption on computing the global top-k post-CPPR slacks on the designs listed in Table III where k = 1, 100, 10K, for both setup and hold tests. We tested our timer for both one and eight threads, as it starts saturating at eight threads. OpenTimer and iTimerC are tested using 8 threads. HappyTimer is tested using one thread because it does not support mult*i*threading. We did not include accuracy metrics because our proposed algorithm generates full accuracy results.

Our timer is faster than all baseline timers by at least $2.41 \times .$ The largest speedup of our timer with 8 threads is $96.28 \times$ compared to OpenTimer, 217.51× compared to HappyTimer, and 87.46× compared to iTimerC. Our timer with a single thread can achieve up to $89.01 \times$ speedup (Combo4v2, k = 10K) compared to HappyTimer. The average speedup ratios (baseline over ours), for k = 1 are 22.69, 20.83, and 3.28 compared to OpenTimer, HappyTimer, and iTimerC, respectively. The ratios for k = 10K are 51.80, 135.21, and 36.47, respectively. The large runtime gains come from the fundamental difference of the time complexity. All baselines can end up with enumerating all pairs of FFs (#FFs in Table III), while our algorithm depends only on the depth of the clock tree (D in Table III), which is $300 \times -1700 \times$ smaller. These results demonstrate the effectiveness and efficiencies of our algorithm to reduce the long runtimes of CPPR.

Our algorithm with parallelization strategy #1 has a good memory performance when generating a large number of critical paths. For example, we reduce the memory consumption for k = 10K by 14.15×, 38.83×, and 9.14× compared to OpenTimer, HappyTimer, and iTimerC, respectively. Although we use more memory than OpenTimer when $k \leq 100$, our timer with 1 thread already outperforms OpenTimer up to $33.37 \times (1 \text{ eon} 2, k = 10$ K) with very little memory overhead. As we will show later, by exploiting parallelism within the circuit graph (i.e., setting $T_w > 1$), we can get comparable runtime while largely reduce memory consumption.

HappyTimer and iTimerC adopt design-specific pruning heuristics and achieve good performance on designs (e.g., vga_lcdv2 , leon3mp) with small k, but they do not scale well to large k. For example, HappyTimer leverages the sparsity of the connection between launching and capturing FFs for pruning, but such an assumption fails at designs with high "FF connectivity" (defined as the average number of capturing FFs that can be reached from each launching FF). As a result, it becomes extremely slow and memory intensive on large designs such as leon2 in Table III.

B. Parallelization Strategy #2 and Hybrid

We now test the performance when incorporating parallelization strategies within the circuit graph. To conduct a fair comparison, we fix the total number of threads $T = T_w \times T_g = 8$, and test the runtime and memory performance of different (T_w, T_g) pairs. Table V lists the overall performance comparison.

		OpenT	ïmer	Happy	Timer	iTime	erC		Ours	s [13]		Oper	nTimer	Happy	Timer	iTi	merC		Ours	s [13]	
Benchmark	k	8 Thr	eads	1 Th	read	8 Thre	eads	8 Th	reads	1 Th	read	8 TI	rreads	1 Th	read	8 T	hreads	8 T	hreads	1 1	hread
		RT	Mem	RT	Mem	RT	Mem	RT	Mem	RT	Mem	RTR	MemR	RTR	MemR	RTR	MemR	RTR	MemR	RTR	MemR
	1	18.05	0.25	13.12	1.74	9.85	0.84	3.90	0.37	7.98	0.17	4.63	0.67	3.36	4.66	2.53	2.24	1.00	1.00	2.05	0.46
vga_lcdv2	100	18.19	0.26	29.10	6.20	10.30	0.88	3.51	0.37	7.89	0.17	5.18	0.69	8.29	16.62	2.93	2.35	1.00	1.00	2.25	0.46
	10K	64.42	2.32	186.93	7.35	70.12	2.84	4.03	0.39	10.53	0.18	15.99	5.94	46.38	18.79	17.40	7.27	1.00	1.00	2.61	0.46
	1	37.72	0.46	31.89	2.20	25.61	2.12	6.89	0.66	14.62	0.31	5.47	0.70	4.63	3.35	3.72	3.23	1.00	1.00	2.12	0.47
Combo4v2	100	36.76	0.49	50.73	8.75	64.69	2.19	6.30	0.66	14.76	0.31	5.83	0.74	8.05	13.34	10.27	3.33	1.00	1.00	2.34	0.47
	10K	380.93	15.40	1583.48	52.84	636.72	10.08	7.28	0.68	17.79	0.32	52.33	22.57	217.51	77.47	87.46	14.78	1.00	1.00	2.44	0.47
	1	190.98	1.21	61.99	3.02	77.05	7.97	19.48	1.72	41.46	0.81	9.80	0.70	3.18	1.75	3.96	4.64	1.00	1.00	2.13	0.47
Combo5v2	100	191.61	1.25	94.32	10.68	85.42	8.03	18.85	1.72	41.00	0.81	10.16	0.73	5.00	6.21	4.55	4.67	1.00	1.00	2.18	0.47
	10K	831.84	27.34	2639.89	55.96	1009.92	15.60	20.25	1.75	50.38	0.82	41.08	15.66	130.36	32.06	49.87	8.93	1.00	1.00	2.49	0.47
0	100	568.08	2.18	185.91	5.94	140.57	14.92	33.70	2.97	67.08	1.38	10.80	0.75	5.52	2.00	4.17	5.03	1.00	1.00	1.99	0.47
Combo6v2	100	567.58	2.22	251.80	22.35	142.00	14.97	32.85	2.97	/0.8/	1.38	17.28	0.75	/.6/	1.53	4.32	5.04	1.00	1.00	2.16	0.47
	10K	1333.36	31.27	3037.02	59.50	961.51	26.04	33.85	2.98	77.89	1.39	39.39	10.48	89.72	19.96	28.41	8.73	1.00	1.00	2.30	0.47
C	100	376.45	1.75	136.06	5.05	91.34	12.17	25.15	2.34	55.70	1.09	14.97	0.74	5.41	2.10	5.05	5.19	1.00	1.00	2.14	0.47
Combo/v2	100	382.07	1.78	180.31	18.33	1402.24	12.25	24.03	2.34	51.55	1.09	15.90	0.70	102.07	1.83	5.09	5.25	1.00	1.00	2.15	0.47
	10K	076.41	45.97	4992.00	108.55	1495.54	23.13	20.70	2.30	114.21	1.10	39.90	0.55	192.07	45.65	37.40	2.20	1.00	1.00	2.17	0.47
nataard	100	970.41	1.79	443.09	212 79	04.55	7.40	39.70	3.23	114.21	1.45	24.39	0.55	24.75	07.20	2.79	2.29	1.00	1.00	2.00	0.45
netcard	100 10K	2749.46	74.06	MLE	MLE	582.47	17.42	41 59	3.25	116.67	1.45	66.11	22.82	 MLE	MLE	14.01	5 37	1.00	1.00	2.90	0.45
	1	3131.08	2.12	4377.00	446.80	104.61	8.81	43.41	3.55	129.78	1.75	72.13	0.60	100.83	126.03	2.41	2.49	1.00	1.00	2.99	0.49
leon2	100	3131.73	2.13	MLE	MLE	124.62	8.84	45.19	3.55	129.78	1.75	69.30	0.60	MLE	MLE	2.76	2.49	1.00	1.00	2.87	0.49
	10K	4320.00	41.81	MLE	MLE	1177.35	45.30	44.87	3.56	129.47	1.75	96.28	11.74	MLE	MLE	26.24	12.72	1.00	1.00	2.89	0.49
	1	1017.85	1.63	1001.66	117.08	94.45	6.55	30.81	2.74	79.17	1.24	33.04	0.60	32.51	42.76	3.07	2.39	1.00	1.00	2.57	0.45
leon3mp	100	1013.06	1.63	MLE	MLE	93.76	6.57	30.27	2.74	81.37	1.24	33.47	0.60	MLE	MLE	3.10	2.40	1.00	1.00	2.69	0.45
	10K	1348.55	12.48	MLE	MLE	340.72	12.82	31.11	2.75	86.76	1.25	43.35	4.53	MLE	MLE	10.95	4.65	1.00	1.00	2.79	0.45
	1					-						22.69	0.66	20.83	24.81	3.28	3.44	1.00	1.00	2.36	0.47
Avg. Ratio	100					-						22.71	0.68	10.25†	24.79†	4.42	3.48	1.00	1.00	2.44	0.47
	10K					-						51.80	14.15	135.21†	38.83†	36.47	9.14	1.00	1.00	2.56	0.47

RT: Runtime in seconds. **RTR**: Runtime ratio. **Mem**: Memory in GB. **MemR**: Memory ratio. **MLE**: Memory limit exceeded (> 960 GB) † Average ratios for HappyTimer are inaccurate as failure cases of HappyTimer on large designs are not included.

TABLE VRUNTIME AND MEMORY COMPARISON OF OUR ALGORITHM RUNNING WITH DIFFERENT (T_w, T_g) PAIRS, AND OPENTIMER WITH 8 THREADS. ALL
PAIRS SATISFY $T = T_w \times T_g = 8$. The PAIR $T_w = 1, T_g = 8$ Is the Same as the 8-Thread Strategy [14] IN TABLE IV

		0.7		0						0	[10]		m.							0	[10]
		OpenI	imer		urs		ars		urs	Ours	[13]	Open	Timer		Jurs		Jurs		Jurs	Ou	S [15]
Benchmark	ĸ	8 Thr	eads	$T_w = 8,$	$T_g=1$	$T_w=4$	$T_g=2$	$T_w=2$	$T_g=4$	$T_w=1$	$T_{g}=8$	8 Th	reads	$T_w =$	8, $T_g = 1$	$T_w =$	4, $T_g=2$	$T_w =$	2, $T_g=4$	$T_w =$	1, $T_g=8$
		RT	Mem	RL	Mem	RT	Mem	RT	Mem	RL	Mem	RT	Mem	RTR	MemR	RTR	MemR	RTR	MemR	RIR	MemR
	1	18.05	0.25	5.99	0.17	4.59	0.20	4.09	0.26	3.90	0.37	4.63	0.68	1.54	0.46	1.18	0.54	1.05	0.70	1.00	1.00
vga_lcdv2	100	18.19	0.26	6.45	0.17	4.76	0.20	3.67	0.26	3.51	0.37	5.18	0.70	1.84	0.46	1.36	0.54	1.05	0.70	1.00	1.00
	10K	64.42	2.32	8.51	0.18	5.82	0.21	4.71	0.27	4.03	0.39	15.99	5.95	2.11	0.46	1.44	0.54	1.17	0.69	1.00	1.00
	1	37.72	0.46	12.80	0.31	8.98	0.36	7.47	0.46	6.89	0.66	5.47	0.70	1.86	0.47	1.30	0.55	1.08	0.70	1.00	1.00
Combo4v2	100	36.76	0.49	12.56	0.31	8.52	0.36	7.55	0.46	6.30	0.66	5.83	0.74	1.99	0.47	1.35	0.55	1.20	0.70	1.00	1.00
	10K	380.93	15.40	16.88	0.32	10.74	0.37	8.55	0.48	7.28	0.68	52.33	22.65	2.32	0.47	1.48	0.54	1.17	0.71	1.00	1.00
-	1	190.98	1.21	27.32	0.81	22.28	0.94	20.23	1.20	19.48	1.72	9.80	0.70	1.40	0.47	1.14	0.55	1.04	0.70	1.00	1.00
Combo5v2	100	191.61	1.25	27.64	0.81	22.41	0.94	20.03	1.20	18.85	1.72	10.16	0.73	1.47	0.47	1.19	0.55	1.06	0.70	1.00	1.00
	10K	831.84	27.34	32.77	0.82	24.28	0.95	21.25	1.22	20.25	1.75	41.08	15.62	1.62	0.47	1.20	0.54	1.05	0.70	1.00	1.00
	1	568.08	2.18	45.63	1.38	37.29	1.61	34.91	2.06	33.70	2.97	16.86	0.73	1.35	0.46	1.11	0.54	1.04	0.69	1.00	1.00
Combo6v2	100	567.58	2.22	45.31	1.38	37.74	1.61	34.62	2.06	32.85	2.97	17.28	0.75	1.38	0.46	1.15	0.54	1.05	0.69	1.00	1.00
	10K	1333.36	31.27	51.10	1.39	40.22	1.62	36.00	2.07	33.85	2.98	39.39	10.49	1.51	0.47	1.19	0.54	1.06	0.69	1.00	1.00
	1	376.45	1.73	36.45	1.09	29.31	1.27	26.77	1.63	25.15	2.34	14.97	0.74	1.45	0.47	1.17	0.54	1.06	0.70	1.00	1.00
Combo7v2	100	382.07	1.78	36.01	1.09	29.62	1.27	27.04	1.63	24.03	2.34	15.90	0.76	1.50	0.47	1.23	0.54	1.13	0.70	1.00	1.00
	10K	1556.68	45.97	42.02	1.10	31.98	1.28	28.18	1.64	25.99	2.36	59.90	19.48	1.62	0.47	1.23	0.54	1.08	0.69	1.00	1.00
	1	976.41	1.79	48.44	1.46	42.13	1.71	39.24	2.22	39.70	3.23	24.59	0.55	1.22	0.45	1.06	0.53	0.99	0.69	1.00	1.00
netcard	100	977.27	1.80	49.99	1.46	42.13	1.71	39.30	2.22	39.80	3.23	24.55	0.56	1.26	0.45	1.06	0.53	0.99	0.69	1.00	1.00
	10K	2749.46	74.06	54.98	1.46	45.44	1.72	40.85	2.23	41.59	3.25	66.11	22.79	1.32	0.45	1.09	0.53	0.98	0.69	1.00	1.00
	1	3131.08	2.12	58.78	1.75	48.25	1.90	42.43	2.45	43.41	3.55	72.13	0.60	1.35	0.49	1.11	0.54	0.98	0.69	1.00	1.00
leon2	100	3131.73	2.13	58.89	1.75	47.76	1.90	43.84	2.45	45.19	3.55	69.30	0.60	1.30	0.49	1.06	0.54	0.97	0.69	1.00	1.00
	10K	4320.00	41.81	64.99	1.75	51.35	1.91	44.78	2.47	44.87	3.56	96.28	11.74	1.45	0.49	1.14	0.54	1.00	0.69	1.00	1.00
	1	1017.85	1.63	42.50	1.24	33.89	1.46	31.02	1.88	30.81	2.74	33.04	0.59	1.38	0.45	1.10	0.53	1.01	0.69	1.00	1.00
leon3mp	100	1013.06	1.63	42.17	1.24	34.40	1.46	31.11	1.88	30.27	2.74	33.47	0.59	1.39	0.45	1.14	0.53	1.03	0.69	1.00	1.00
	10K	1348.55	12.48	47.95	1.25	36.89	1.47	32.52	1.90	31.11	2.75	43.35	4.54	1.54	0.45	1.19	0.53	1.05	0.69	1.00	1.00
	1					-						22.69	0.66	1.44	0.47	1.15	0.54	1.03	0.69	1.00	1.00
Avg. Ratio	100					-						22.71	0.68	1.52	0.47	1.19	0.54	1.06	0.69	1.00	1.00
e	10K					-						51.80	14.16	1.69	0.47	1.24	0.54	1.07	0.69	1.00	1.00

RT: Runtime in seconds. RTR: Runtime ratio. Mem: Memory in GB. MemR: Memory ratio. T_g , T_w follows our definition in Sect. III.

By increasing T_w and decreasing T_g , the runtime becomes longer due to less parallel iterations and more parallelism inside the circuit graph. However, the memory consumption is reduced because we store less circuit graph instances in memory. For example, strategy $T_w = 2$, $T_g = 4$ only increases the average runtime by 3%, 6%, and 7% for k = 1, 100, 10K, respectively, but reduces 30% of the memory consumption in all cases we have tested. In this strategy, we have comparable memory consumption compared to OpenTimer even at small ks. At large ks, we reduce the memory usage by at most $33.02 \times$ (netcard, k = 10K).

Increasing T_w generally reduces the memory usage at the cost of increased runtime. Strategy $T_w = 4$, $T_g = 2$ increases

the average runtime by 15%, 19%, and 25% for k = 1, 100, and 10K, respectively, but only uses $0.54 \times$ memory of our parallelization strategy #1. Despite this runtime overhead, our algorithm is still 41.77×, 109.04×, and 29.41× faster than OpenTimer, HappyTimer, and iTimerC, respectively, on average in generating the top-10K paths (computed by dividing the average runtime ratio of the baselines by the average runtime ratio of this strategy. Specifically, 41.77 = 51.80/1.24, 109.04 = 135.21/1.24, and 29.41 = 36.47/1.24). Strategy $T_w = 8, T_g = 1$ has the smallest memory consumption, which is nearly the same as our 1-thread version. By parallelizing within the circuit graph, it accelerates the 1-thread version by $1.63 \times$, $1.60 \times$, and $1.51 \times$ for k = 1, 100, and



Fig. 8. Runtime and memory values at different numbers of post-CPPR paths (i.e., k) on leon2.



Fig. 9. Runtime and memory values at different numbers of threads for k = 1 on 1eon2. OpenTimer with 1 and 2 threads failed to finish within 3 h, so we skip those two points.

10K, respectively. However, it introduces 44%–69% runtime overhead compared to parallelizing across iterations because of limited parallelism within the circuit graph.

C. Performance at Different Path Counts

Fig. 8 draws the runtime and memory consumption versus k, the number of post-CPPR critical paths requested. We tested two strategies of our algorithms, one with $T_w = 1$ and $T_g = 8$ [14] and another with $T_w = 4$ and $T_g = 2$. Our algorithm runs very fast for all number of paths, while the runtime of iTimerC rises rapidly when k increases from 1K to 10K. Meanwhile, our algorithm has a steady memory consumption regardless of k, while the memory usage of OpenTimer and iTimerC explode when k is large. We attribute the decent scalability over k to the elimination of FF enumeration and the progressive path generation. For our algorithm, the memory consumption of strategy $T_w = 4$, $T_g = 2$ is smaller compared to strategy $T_w = 1, T_g = 8$ across all numbers of paths, and there is a remarkable gap. Meanwhile, these two strategies have similar runtime except for k = 100K. This shows that additional parallelization within circuit graph gives smaller memory consumption only at the cost of a slight runtime overhead.

D. Performance at Different Thread Counts

Figs. 9 and 10 draw the runtime and memory consumption at different numbers of threads. To show the runtime and memory feature of our algorithm under different parallelization strategies, we have tested three different ways of thread allocation between T_g and T_w . For the first strategy, we fix $T_w = 1$ (which is the same strategy as [14]) to demonstrate the



Fig. 10. Runtime and memory values at different numbers of threads for k = 10K on leon2. OpenTimer with 1 and 2 threads failed to finish within 3 h, so we skip those two points.

parallelism across clock tree depths. For the other two strategies, we fix T_g to 2 and 4, respectively, to demonstrate the parallelism within the circuit graph. We do not show iTimerC because its binary is hardcoded for eight threads. The result shows that our algorithm has an outstanding performance on runtime. For k = 10K, our algorithm uses only a small portion of the memory than OpenTimer, while being significantly faster. We also observe that our algorithm is scalable to different numbers of threads in all of the three strategies. For $T_w = 1$ and k = 1, it uses more memory than OpenTimer at a larger thread count. The reason is that we parallelize our algorithm across clock tree depths (setting $T = T_g$), thus replicating the circuit graph in many threads. This is the same way OpenTimer adopted to leverage multicore CPU power, while we have a slightly larger constant behind our space complexity, in which we use extra arrival time tuples to keep track of paths. However, by fixing $T_g = 2$ or 4 instead of T_w , we achieve both low runtime and low memory than OpenTimer, even when k = 1. Furthermore, by fixing T_g instead of T_w , our algorithm uses a fixed amount of memory regardless of the number of threads used.

E. Comparison With Commercial Tool

In this section, we provide a detailed comparison between our proposed algorithm and Synopsys PrimeTime. We conduct the test in this section on a platform with 12 cores Intel Xeon CPU at 2.60 GHz and 64-GB memory. We have to use this platform instead of the one used in previous sections, because our PrimeTime 2018.3 license is tied to this hardware. Note that the comparison between our algorithm and PrimeTime may be unfair because of different application scopes. Our scope targets a standalone research environment, but commercial tools need to deal with many other components in the closure flow even though many of them may not be directly related to CPPR. It is very difficult to come up with a fair comparison for the CPPR problem itself. Despite this, we have made several efforts to make this comparison as fair as possible.

 We write a simple program to transform the data format in TAU contests (i.e., delay-annotated timing graph) into format that PrimeTime can read directly (i.e., verilog source code, cell library, and design constraints). This helps us run PrimeTime on the same set of benchmarks as we use in the previous sections.

TABLE VI Runtime and Memory Comparison With the Commercial STA Engine PrimeTime

		Prir	neTime	(Jurs	PrimeT	ime/Ours
Banchmark	ŀ	8 1	hreads	8 1	hreads	R	atio
Benchinark	к	RT Mem		RT	Mem	RTR	MemR
-	1	44	1511.72	2.82	377.92	15.72	4.00
van ledv2	100	46	1509.97	2.87	378.99	16.01	3.98
vga_icuv2	10K	80	1689.95	3.15	397.80	25.50	4.25
	1	79	1696.06	4.91	671.24	16.10	2.53
Combo4v2	100	80	1692.12	4.96	671.95	16.20	2.52
C01100472	10K	238	2588.26	5.51	699.75	43.13	3.70
	1	196	2139.38	13.93	1750.21	14.07	1.22
Combo5v2	100	197	2139.38	14.61	1749.76	13.48	1.22
Combos (2	10K	279	2888.70	14.50	1775.71	19.24	1.63
	1	358	2959.11	22.57	3043.11	15.85	0.97
Combo6v2	100	358	2959.20	24.02	3042.95	14.90	0.97
comocov2	10K	412	3054.88	23.91	3059.71	17.25	1.00
	1	282	2571.66	18.86	2403.86	14.97	1.07
Combo7v2	100	288	2577.47	18.27	2404.62	15.74	1.07
comoo/.2	10K	402	3445.32	19.16	2424.03	20.96	1.42
-	1	412	3516.32	26.08	3281.10	15.81	1.07
netcard	100	407	3558.82	25.42	3282.06	16.01	1.08
neteura	10K	478	4190.51	25.91	3300.40	18.45	1.27
	1	889	4892.45	29.14	3590.14	30.51	1.36
leon2	100	888	4911.28	29.09	3593.77	30.54	1.37
leonz	10K	1148	5615.83	29.71	3610.15	38.63	1.56
	1	533	3197.52	21.23	2808.18	25.09	1.14
leon3mn	100	531	3199.67	21.11	2808.02	25.17	1.14
leonomp	10K	731	4240.16	22.35	2824.72	32.72	1.50
	1			-		18.52	1.67
Avg. Ratio	100			-		18.51	1.67
r	10K			26.99	2.04		

RT: Runtime in seconds. **RTR**: Runtime ratio. **Mem**: Memory in MB. **MemR**: Memory ratio.

- We enable CPPR in PrimeTime reports by setting remove_clock_reconvergence_pessimism to true, and crpr_threshold_ps to 0. With these settings, PrimeTime will rank paths based on precise post-CPPR slacks without speed-accuracy tradeoff.
- 3) We provide delay annotations directly to PrimeTime (in the SDF format) to bypass its built-in delay modeling of cell arcs and net arcs. In this way, PrimeTime concentrates on solving the CPPR path extraction problem.

Table VI shows the overall runtime and memory results. We run our proposed algorithm with parallel strategy #1 (i.e., $T_w = 1$ and $T_g = 8$). Note that we have rerun the experiments of our algorithm on the new platform for a fair comparison with PrimeTime. We observe an average runtime speedup of $18.52 \times$, $18.51 \times$, and $26.99 \times$ for k = 1, 100, 10K, respectively. Across all benchmarks we have tested, we are at least $13.48 \times$ faster than PrimeTime. Our algorithm also has efficient memory performance, using only 60% the memory for k = 1, 100, and 50% the memory for k = 10K on average. A notable case with the largest runtime speedup is Combo4v2 with k = 10K. In this case, we are $43.13 \times$ faster, while only using 27% of the memory compared to PrimeTime. The runtime and memory gap becomes larger with larger k. These results demonstrate the advantage of our proposed algorithm compared to an industry-standard commercial STA engine.

V. CONCLUSION

In this article, we have proposed a novel provably good and practically efficient CPPR algorithm. Instead of enumerating all the FF pairs, we processed the FF pairs in groups of LCA depths to address their common path pessimism in the clock tree, and introduced efficient data structures to reduce the search space for finding post-CPPR paths. We proved the algorithm has a time complexity proportional to the depth of the clock tree, rather than the number of FFs which is typically larger by orders of magnitude. Our algorithm is highly parallelizable, and we can balance the runtime and memory consumption by changing the allocation of threads. By performing parallel iterations over different, independent LCA depths, and the nodes in the same level when propagating the arrival time tuples, our algorithm has achieved $3 \times -23 \times$ speedup on generating one post-CPPR critical path, and 36×- $135 \times$ speedup on generating 10K post-CPPR critical paths over the state-of-the-art CPPR algorithms. We plan to extend our algorithm to a GPU target [15]-[17] in our future work, and integrate our timer into timing-driven design optimization tasks, such as placement [18]-[20] and routing. Meanwhile, incremental CPPR analysis remains a challenging problem due to lack of pruning techniques for post-CPPR path-based analysis, which we plan to investigate in the future.

REFERENCES

- J. Bhasker and R. Chadha, Static Timing Analysis for Nanometer Designs: A Practical Approach. Boston, MA, USA: Springer, 2009.
- [2] T.-W. Huang, G. Guo, C.-X. Lin, and M. D. F. Wong, "OpenTimer v2: A new parallel incremental timing analysis engine," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 40, no. 4, pp. 776–789, Apr. 2021.
- [3] J. Hu, D. Sinha, and I. Keller, "TAU 2014 contest on removing common path pessimism during timing analysis," in *Proc. ACM Int. Symp. Phys. Design (ISPD)*, 2014, pp. 153–160.
- [4] J. Hu, G. Schaeffer, and V. Garg, "TAU 2015 contest on incremental timing analysis," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design* (*ICCAD*), Austin, TX, USA, 2015, pp. 882–889.
- [5] P.-Y. Lee, I. H.-R. Jiang, C.-R. Li, W.-L. Chiu, and Y.-M. Yang, "iTimerC 2.0: Fast incremental timing and CPPR analysis," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, Austin, TX, USA, 2015, pp. 890–894.
- [6] B. Jin, G. Luo, and W. Zhang, "A fast and accurate approach for common path pessimism removal in static timing analysis," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Montreal, QC, Canada, 2016, pp. 2623–2626.
- [7] T.-W. Huang and M. D. F. Wong, "UI-timer 1.0: An ultrafast pathbased timing analysis algorithm for CPPR," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 35, no. 11, pp. 1862–1875, Nov. 2016.
- [8] C. Peddawad, A. Goel, B. Dheeraj, and N. Chandrachoodan, "iitRACE: A memory efficient engine for fast incremental timing analysis and clock pessimism removal," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, Austin, TX, USA, 2015, pp. 903–909.
- [9] C.-H. Tsai and W.-K. Mak, "A fast parallel approach for common path pessimism removal," in *Proc. IEEE/ACM Asia South Pac. Design Autom. Conf. (ASPDAC)*, Chiba, Japan, 2015, pp. 372–377.
- [10] D. Eppstein, "Finding the k shortest paths," SIAM J. Comput., vol. 28, no. 2, pp. 652–673, 1999.
- [11] M. D. Atkinson, J.-R. Sack, N. Santoro, and T. Strothotte, "Min-max heaps and generalized priority queues," *Commun. ACM*, vol. 29, no. 10, pp. 996–1000, 1986.
- [12] T.-W. Huang, Y. Lin, C.-X. Lin, G. Guo, and M. D. F. Wong, "CPPtaskflow: A general-purpose parallel task programming system at scale," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 40, no. 8, pp. 1687–1700, Aug. 2021.
- [13] T.-W. Huang, D.-L. Lin, C.-X. Lin, and Y. Lin, "Taskflow: A lightweight parallel and heterogeneous task graph computing system," *IEEE Trans. Parallel Distrib. Syst.*, vol. 33, no. 6, pp. 1303–1320, Jun. 2022.
- [14] Z. Guo, T.-W. Huang, and Y. Lin, "A provably good and practically efficient algorithm for common path pessimism removal in large designs," in *Proc. ACM/IEEE Design Autom. Conf. (DAC)*, 2021, pp. 1–6.

- [15] G. Guo, T.-W. Huang, Y. Lin, and M. Wong, "GPU-accelerated critical path generation with path constraints," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2021, pp. 1–9.
- [16] Z. Guo, T.-W. Huang, and Y. Lin, "GPU-accelerated static timing analysis," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2020, pp. 1–9.
- [17] Z. Guo, T.-W. Huang, and Y. Lin, "Heterocppr: Accelerating common path pessimism removal with heterogeneous CPU-GPU parallelism," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2021, pp. 1–9.
- [18] Y. Meng, W. Li, Y. Lin, and D. Z. Pan, "elfPlace: Electrostaticsbased placement for large-scale heterogeneous FPGAs," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, early access, Jan. 21, 2021, doi: 10.1109/TCAD.2021.3053191.
- [19] Y. Lin et al., "DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 40, no. 4, pp. 748–761, Apr. 2021.
- [20] Y. Lin, W. Li, J. Gu, H. Ren, B. Khailany, and D. Z. Pan, "ABCDPlace: Accelerated batch-based concurrent detailed placement on multithreaded CPUs and GPUs," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 39, no. 12, pp. 5083–5096, Dec. 2020.



Mingwei Yang is currently pursuing the B.S. degree with the Computer Science Department, Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China.

His research interests include algorithm design and GPU acceleration.



Tsung-Wei Huang (Member, IEEE) received the B.S. and M.S. degrees from the Department of Computer Science, National Cheng Kung University, Tainan, Taiwan, in 2010 and 2011, respectively, and the Ph.D. degree from the Electrical and Computer Engineering (ECE) Department, University of Illinois at Urbana–Champaign, Champaign, IL, USA, in 2017.

He is currently an Assistant Professor with ECE department, the University of Utah, Salt Lake City, UT, USA. He has been building software systems

for parallel computing and timing analysis.

Dr. Huang's Ph.D. thesis won the prestigious 2019 ACM SIGDA Outstanding Ph.D. Dissertation Award for his contributions to distributed and parallel VLSI timing analysis.



Zizheng Guo is currently pursuing the B.S. degree in computer science with the Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China.

He is currently working on Static Timing Analysis in VLSI CAD. His research interests include data structures, algorithm design, and GPU acceleration for combinatorial optimization problems.

Mr. Guo has received the National Scholarship in 2020 and 2021, the Peking University Exceptional Award for Academic Innovation in 2020, and the

POSCO Asia Fellowship in 2019.



Yibo Lin (Member, IEEE) received the B.S. degree in microelectronics from Shanghai Jiaotong University, Shanghai, China, in 2013, and the Ph.D. degree from the Electrical and Computer Engineering Department, University of Texas at Austin, Austin, TX, USA, in 2018.

He is currently an Assistant Professor with the Computer Science Department, Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China. His research interests include physical design, machine learning

applications, GPU acceleration, and hardware security.